## IntelliMAX ${ }^{\text {m }}$ Advanced Load Management Products FPF1005 - FPF1006

## General Description

The FPF1005 \& FPF1006 are low R $\mathrm{RS}_{\mathrm{DS}}$ P-Channel MOSFET load switches with CMOS controlled turn-on targeting small package load switch applications. The input voltage range operates from 1.2 V to 5.5 V . Switch control is by a logic input (ON) capable of interfacing directly with low voltage control signals. In FPF1006, $120 \Omega$ on-chip load resistor is added for output quick discharge when switch is turned off.

Both FPF1005 \& FPF1006 are available in a small 2X2 MicroFET-6 pin plastic package.

## Features

- 1.2 to 5.5 V Input Voltage Range
- Typical $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=50 \mathrm{~m} \Omega @ \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$
- Typical $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=55 \mathrm{~m} \Omega @ \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}$
- ESD Protected, above 2000 V HBM
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


## Applications

- PDAs
- Cell Phones
- GPS Devices
- MP3 Players
- Digital Cameras
- Peripheral Ports
- Hot Swap Supplies
- RoHS Compliant


Bottom


Top

WDFN6 2x2, 0.65P CASE 511CY

## MARKING DIAGRAM



[^0]
## ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ORDERING INFORMATION

| Part Number | Switch | Input <br> Buffer | Output <br> Discharge | ON Pin <br> Activity | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FPF1005 | $55 \mathrm{~m} \Omega$, PMOS | Schmitt | NA | Active HIGH | (WDFN6), 2x2, 0.65P | $3000 /$ Tape \& Reel |
| FPF1006 | $55 \mathrm{~m} \Omega$, PMOS | Schmitt | $120 \Omega$ | Active HIGH | (WDFN6), 2x2, 0.65P | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TYPICAL APPLICATION CIRCUIT


Figure 1. Typical Application Circuit

FUNCTIONAL BLOCK DIAGRAM


Figure 2. Functional Block Diagram

## PIN CONFIGURATION



Figure 3. Pin Configuration

PIN DESCRIPTION

| Pin | Name |  |
| :---: | :---: | :--- |
| 4,5 | V $_{\text {OUT }}$ | Switch Output: Output of the power switch |
| 2,3 | $\mathrm{~V}_{\text {IN }}$ | Supply Input: Input to the power switch and the supply voltage for the IC |
| 6,7 | GND | Ground |
| 1 | ON | ON/OFF Control Input |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$, ON to GND | -0.3 | 6 | V |
| Maximum Continuous Switch Current | - | 1.5 | A |
| Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 1) | - | 1.2 | W |
| Operating Temperature Range | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction to Ambient | HBM | 2000 | 86 |
| Electrostatic Discharge Protection | MM | 200 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Package power dissipation on 1 square inch pad, 2 oz . copper board.

## RECOMMENDED OPERATING RANGE

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | 1.2 | 5.5 | $\mathrm{~V}^{\prime}$ |
| Ambient Operating Temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{IN}}=1.2\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Operating Voltage | $\mathrm{V}_{\text {IN }}$ |  | 1.2 | - | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {ON }}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Off Supply Current | $\mathrm{I}_{\mathrm{Q} \text { (off) }}$ | $\mathrm{V}_{\text {ON }}=\mathrm{GND}$, OUT $=$ open | - | - | 1 | $\mu \mathrm{A}$ |
| Off Switch Current | $\mathrm{I}_{\text {SD (off) }}$ | $\mathrm{V}_{\text {ON }}=\mathrm{GND}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, @ \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {ON }}=\mathrm{GND}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, @ \mathrm{~V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 10 | 100 | nA |
| On-Resistance | $\mathrm{R}_{\text {ON }}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 50 | 70 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{1 \mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 55 | 80 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 95 | 135 |  |
|  |  | $\mathrm{V}_{1 \mathrm{IN}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 165 | 250 |  |
| Output Pull Down Resistance | R PD | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {ON }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, FPF1006 | - | 75 | 120 | $\Omega$ |
| ON Input Logic Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | - | - | 1.25 | V |
|  |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ | - | - | 1.10 |  |
|  |  | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ | - | - | 0.50 |  |
| ON Input Logic High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | 2.00 | - | - | V |
|  |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ | 1.75 | - | - |  |
|  |  | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ | 0.75 | - | - |  |
| ON Input Leakage |  | $\mathrm{V}_{\text {ON }}=\mathrm{V}_{\text {IN }}$ or GND | -1 | - | 1 | $\mu \mathrm{A}$ |

## DYNAMIC

| Turn On Delay | ton | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 10 | - | $\mu \mathrm{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn Off Delay | toff | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \text { FPF1005 } \end{aligned}$ | - | 50 | - | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L} \text { _CHIP }}=120 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{FPF} 1006 \end{aligned}$ | - | 10 | - |  |
| $V_{\text {Out }}$ Rise Time | $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 10 | - | $\mu \mathrm{s}$ |
| $V_{\text {OUT }}$ Fall Time | $\mathrm{t}_{\mathrm{F}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{FPF}=1005 \end{aligned}$ | - | 100 | - | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L} \text { _CHIP }}=120 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{FPF} 1006 \end{aligned}$ | - | 10 | - |  |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## FPF1005 - FPF1006

TYPICAL CHARACTERISTICS


Figure 4. Quiescent Current vs. $\mathrm{V}_{\mathrm{IN}}$


Figure 6. Quiescent Current vs. Temperature


Figure 8. Iswitch-OfF Current vs. Temperature


Figure 5. ON Threshold vs. $\mathrm{V}_{\mathrm{IN}}$


Figure 7. Quiescent Current (off) vs. Temperature


Figure 9. ISwitch-Off Current vs. $\mathrm{V}_{\mathrm{IN}}$

TYPICAL CHARACTERISTICS (continued)


Figure 10. Ron vs. $\mathbf{V}_{\mathbf{I N}}$


Figure 12. $\mathrm{T}_{\mathrm{ON}} / \mathrm{T}_{\text {OFF }}$ vs. Temperature


Figure 14. FPF1005 TON Response


Figure 11. Ron vs. Temperature


Figure 13. $\mathrm{T}_{\text {RISE }} / \mathrm{T}_{\text {FALL }}$ vs. Temperature


Figure 15. FPF1005 Toff Response

## FPF1005 - FPF1006

TYPICAL CHARACTERISTICS (continued)


Figure 16. FPF1005 TON Response


Figure 18. FPF1006 TON Response


Figure 20. FPF1006 ToN Response


Figure 17. FPF1005 TOFF Response


Figure 19. FPF1006 Toff Response


Figure 21. FPF1006 TOFF Response

## FPF1005 - FPF1006

## DESCRIPTION OF OPERATION

The FPF1005 \& FPF1006 are low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ P-Channel load switches with controlled turn-on. The core of each device is a $55 \mathrm{~m} \Omega \mathrm{P}$-Channel MOSFET and a controller capable of functioning over a wide input operating range of $1.2-5.5 \mathrm{~V}$. The ON pin, an active HI TTL compatible input, controls the state of the switch. The FPF1006 contains a
$120 \Omega$ on-chip load resistor for quick output discharge when the switch is turned off.

However, V OUT pin of FPF1006 should not be connected directly to the battery source due to the discharge mechanism of the load switch.

## APPLICATION INFORMATION

## Typical Application



Figure 22. Typical Application

## Input Capacitor

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns-on into a discharged load capacitor or a short-circuit, a capacitor needs to be placed between $\mathrm{V}_{\text {IN }}$ and GND. A $1 \mu \mathrm{~F}$ ceramic capacitor, $\mathrm{C}_{\mathrm{IN}}$, placed close to the pins is usually sufficient. Higher values of $\mathrm{C}_{\mathrm{IN}}$ can be used to further reduce the voltage drop during higher current application.

## Output Capacitor

A $0.1 \mu \mathrm{~F}$ capacitor, COUT, should be placed between $\mathrm{V}_{\text {OUT }}$ and GND. This capacitor will prevent parasitic board inductance from forcing $V_{\text {OUT }}$ below GND when the switch turns-off. Due to the integral body diode in the PMOS switch, a $\mathrm{C}_{\text {IN }}$ greater than $\mathrm{C}_{\text {OUT }}$ is highly recommended. A Cout greater than $\mathrm{C}_{\text {IN }}$ can cause $\mathrm{V}_{\text {OUT }}$ to exceed $\mathrm{V}_{\text {IN }}$ when the system supply is removed. This could result in current flow through the body diode from $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\text {IN }}$.

## Board Layout

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductance may have on normal and short-circuit operation. Using wide traces or large copper planes for all pins ( $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}, \mathrm{ON}$ and GND) will help minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

## Evaluation Board Layout

FPF1005/6 Demo board has the components and circuitry to demonstrate the load switch functions. Thermal performance of the load switch can be improved significantly by connecting the middle pad (pin 7) to the GND area of the PCB.


Figure 23. Demo Board Silk
Screen Top and Component Assembly Drawing


Figure 24. Demo Board Top and Surface Mount Top Layers View (Pin 7 is Connected to GND)


Figure 25. Demo Board Bottom Layer View

IntelliMAX is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

WDFN6 2x2, 0.65P
CASE 511CY ISSUE O

DATE 31 JUL 2016


RECOMMENDED
LAND PATTERN

NOTES:
A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC MO-229 REGISTRATION
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

| DOCUMENT NUMBER: | 98AON13613G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | WDFN6 2X2, 0.65P |  | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    \&Z = Assembly Plant Code
    \&2 = 2-Digit Date Code (Year and Week)
    \&K = 2-Digit Lot Run Traceability Code
    10x = Device Code ( $\mathrm{x}=5,6$, )

