



TLV5619

SLAS172F-DECEMBER 1997-REVISED FEBRUARY 2004

2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

FEATURES

- Single Supply 2.7-V to 5.5-V Operation
- ± 0.4 LSB Differential Nonlinearity (DNL), ±1.5 LSB Integral Nonlinearity (INL)
- 12-Bit Parallel Interface
- Compatible With TMS320 DSP
- Internal Power On Reset
- Settling Time 1 µs Typ
- Low Power Consumption:
 - 8 mW for 5-V Supply
 - 4.3 mW for 3-V Supply
- Reference Input Buffers
- Voltage Output
- Monotonic Over Temperature
- Asynchronous Update

APPLICATIONS


- Battery Powered Test Instruments
- Digital Offset and Gain Adjustment
- Battery Operated/Remote Industrial Controls
- Machine and Motion Control Devices
- Cordless and Wireless Telephones
- Speech Synthesis
- Communication Modulators
- Arbitrary Waveform Generation

DESCRIPTION

The TLV5619 is a 12-bit voltage output DAC with a microprocessor and TMS320 compatible parallel interface. The 12 data bits are double buffered so that the output can be updated asynchronously using the LDAC pin. During normal operation, the device dissipates 8 mW at a 5-V supply and 4.3 mW at a 3-V supply. The power consumption can be lowered to 50 nW by setting the DAC to power-down mode.

The output voltage is buffered by a $\times 2$ gain rail-to-rail amplifier, which features a Class A output stage to improve stability and reduce settling time.

DW OR PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

PACKAGE										
T _A	SMALL OUTLINE (DW)	TSSOP (PW)								
0°C to 70°C	TLV5619CDW	TLV5619CPW								
40°C to 85°C	TLV5619IDW	TLV5619IPW								
40°C to 125°C	TLV5619QDW	—								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TLV5619




SLAS172F-DECEMBER 1997-REVISED FEBRUARY 2004



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





Terminal Functions

TERMINA	AL.	I/O	DESCRIPTION
NAME	NO.	10	DESCRIPTION
CS	18	I	Chip select
D0 (LSB)-D11 (MSB)	19, 20, 1-10	I	Parallel data input
GND	14		Ground
LDAC	16	I	Load DAC
OUT	13	0	Analog output
PD	15	I	When low, disables all buffer amplifier voltages to reduce supply current
REFIN	12	I	Voltage reference input
V _{DD}	11		Positive power supply
WE	17	I	Write enable

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		UNIT
Supply voltage (V _{DD} to GND)		7 V
Analog input voltage range		- 0.3 V to V _{DD} + 0.3 V
Reference input voltage		V _{DD} + 0.3 V
Digital input voltage range to GND		- 0.3 V to V _{DD} + 0.3 V
Operating free-air temperature range, T _A	TLV5619C	0°C to 70°C
	TLV5619I	-40°C to 85°C
	TLV5619Q	-40°C to 125°C
Storage temperature range, T _{stg}		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	260°C

(1) Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
Supply voltage, V _{DD} (5-V Supply)			4.5	5	5.5	V
Supply voltage, V _{DD} (3-V Supply)			2.7	3	3.3	V
Llich lovel digital input valtage V	DV _{DD} = 2.7 V		2			V
High-level digital input voltage, V _{IH}	DV _{DD} = 5.5 V		2.4			v
	DV _{DD} = 2.7 V				0.6	V
Low-level digital input voltage, V _{IL}		TLV5619C and TLV5619I			1	v
	DV _{DD} = 5.5 V	TLV5619Q			0.8	
Reference voltage, V _{ref} to REFIN terminal	(5-V Supply)		0	2.048	V _{DD} -1.5	V
Reference voltage, V _{ref} to REFIN terminal	(3-V Supply)		0	1.024	V _{DD} -1.5	V
Load resistance, R _L			2	10		kΩ
Load capacitance, C _L					100	pF
	TLV5619C	TLV5619C			70	
Operating free-air temperature, T _A	TLV5619I	TLV5619I			85	°C
	TLV5619Q		40		125	



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, sdupply voltages, and reference voltages (unless otherwise noted)

STATIC DAC SPECIFICATIONS PARAMETER **TEST CONDITIONS** MIN TYP MAX UNIT $V_{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at \overline{3 V}$ Resolution 12 bits V_{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V, See (1) Integral nonlinearity (INL) ±1.5 ±4 LSB V_{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V, See (2) Differential nonlinearity (DNL) ±0.4 LSB ±1 V_{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V, See (3) Zero-scale error (offset error at zero scale) Ezs ±3 ±20 mV V_{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V, See (4) Zero-scale-error temperature coefficient 3 ppm/°C V_{ref(REFIN)} = 2.048 V at 5 V, % of FS See (5) E_{G} Gain error ±0.25 ±0.5 1.024 V at 3 V voltage V_{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V, Gain error temperature coefficient See (6) 1 ppm/°C Zero scale 65 See (7) and (8) PSRR Power-supply rejection ratio dB Gain 65

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from (1) the line between zero and full scale excluding the effects of zero code and full-scale errors.

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB (2)amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

Zero-scale error is the deviation from zero voltage output when the digital input code is zero. (3)

(4)

Zero-scale-error temperature coefficient is given by: $E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$. Gain error is the deviation from the ideal output (2 × V_{ref} - 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error. (5)

(6)

Gain temperature coefficient is given by: $E_G TC = [E_G(T_{max}) - E_G (T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$. Zero-scale-error rejection ratio (EZS-RR) is measured by varying the V_{DD} from 4.5 V to 5.5 V dc and measuring the proportion of this (7)signal imposed on the zero-code output voltage.

Gain-error rejection ratio (EG-RR) is measured by varying the V_{DD} from 4.5 V to 5.5 V dc and measuring the proportion of this signal (8) imposed on the full-scale output voltage after subtracting the zero scale change

OUTPUT SPE	ECIFICATIONS						
	PARAMETER	TEST CONDITIO	TEST CONDITIONS				UNIT
Vo	Voltage output range	$R_L = 10 \ k\Omega$		0		V _{DD} -0.4	V
	Output load regulation accuracy	V _{O(OUT)} = 4.096 V, 2.048 V	$R_L = 2 k\Omega$		0.1	0.29	% of FS voltage
	Output short circuit source current	V _{O(OUT)} = 0 V, Full scale	5-V Supply		100		mA
IOSC(source)	Output short circuit source current	code	3-V Supply		25		IIIA
	Output source current	$R_{I} = 100\Omega$	5-V Supply		10		mA
^I O(source)		$K_{L} = 10052$	3-V Supply		10		ША

Γ

SLAS172F-DECEMBER 1997-REVISED FEBRUARY 2004

REFERENCE INPUT	(REFIN)
-----------------	---------

KEFE	RENCE INFUT (REFIN)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
V _{ref}	Reference input voltage	See ⁽¹⁾	0		V _{DD} -1.5	V
R _i	Reference input resistance			10		MΩ
Ci	Reference input capacitance			5		pF
	Reference feed through	REFIN = 1 V_{pp} at 1 kHz + 1.024 V dc (see ⁽²⁾)		60		dB
	Reference input bandwidth	REFIN = 0.2 V _{pp} + 1.024 V dc at -3 dB		1.4		MHz
DIGIT	AL INPUTS (D0-D11, CS, WE, LDAC	PD)				
I _{IH}	High-level digital input current	$V_{I} = V_{DD}$			1	μA
I	Low-level digital input current	$V_{I} = 0 V$			1	μA
Ci	Input capacitance			8		pF

(1)

Reference input voltages greater than $V_{DD}/2$ will cause output saturation for large DAC codes. Reference feedthrough is measured at the DAC output with an input code = 0x000 and a $V_{ref(REFIN)}$ input = 1.024 V dc + 1 V_{pp} at (2)

1 kHz	2.					· · ·				
POWER	SUPPLY									
	PARAMETER			TEST COND	ITIONS		MIN	TYP	MAX	UNIT
	Device events evenest		5-V Supply				1.6	3		
DD	Power supply current		NO IOAD, AI	ll inputs 0 V or V _{DD}	3-V \$	Supply		1.44	2.7	mA
	Power down supply current				•			0.01	10	μA
ANALOG	OUTPUT DYNAMIC PERFO	RMANC	E							
	PARAMETER			TEST CONDITION	S		MIN	TYP	MAX	UNIT
SR	S Slew rate $C_L = 1$			V _{ref(REFIN)} = 2 V _{ref(REFIN)} =1	2.048 V, .024 V,	5-V Supply	8	12		V/µs
SK	Siew fale	$R_{L}^{-} = 10$	00 pF, V _{ref(REFIN)} =1.024 V 0 kΩ V _O from 10% to 90% V _O from 90% to 10%			3-V Supply	6	9		V/µs
t _s	Output settling time (full scale)	To ±0.5	To ±0.5 LSB, R _L = 10 k Ω , C _L = 100 pF, See ⁽¹⁾					1	3	μs
	Glitch energy	DIN = a	all 0s to all 1	S				5		nV-s
S/N	Signal to noise	f _s = 480 f _{OUT} = 7) kSPS, BW 1 kHz, R _L = ⁻	= 20 kHz, C _L = 100 p 10 kΩ , T _A = 25°C, Se	F, e ⁽²⁾	5-V Supply	65	78		
	Signal to noise + distortion	f _s = 480) kSPS, BW	= 20 kHz, C ₁ = 100 p	F,	5-V Supply	58	67		
S/(N+D)		f _{out} = '	$_{\rm s}$ = 480 kSPS, BW = 20 kHz, C _L = 100 pF, $_{\rm OUT}$ = 1 kHz, R _L = 10 k Ω , T _A = 25°C, See $^{(2)}$		ə ⁽²⁾	3-V Supply	58	69		dB
	Total harmonic distortion		$f_s = 480 \text{ kSPS, BW} = 20 \text{ kHz, } C_L = 100 \text{ pF,}$ $f_{OUT} = 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, \text{ T}_A = 25^{\circ}\text{C}, \text{ See}^{(2)}$					68	60	
	Spurious free dynamic range	f _s = 480 f _{OUT} = 7) kSPS, BW 1 kHz, R _L = ⁻	= 20 kHz, C _L = 100 p 10 kΩ, T _A = 25°C, Se	F, Ə ⁽²⁾		60	72		

Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 32 to 4063 or 4063 to 32. Limits are ensured by design and characterization, but are not production tested.
 1 kHz sinewave generated by DAC, reference voltage = 1.024 V at 3 V and 2.048 V at 5 V.

TIMING REQUIREMENTS

DIGITAL INP	UTS				
		MIN	NOM	MAX	UNIT
t _{su(CS-WE)}	Setup time, CS low before positive WE edge	13			ns
t _{su(D)}	Setup time, data ready before positive \overline{WE} edge	9			ns
t _{h(D)}	Hold time, data held after positive WE edge	0			ns
t _{su(WE-LD)}	Setup time, positive WE edge before LDAC low	0			ns
t _{wh(WE)}	Pulse width, WE high	25			ns
t _{w(LD)}	Pulse width, LDAC low	25			ns



PARAMETER MEASUREMENT INFORMATION





Figure 1. Timing Diagram

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)





Figure 8. Integral Nonlinearity



TYPICAL CHARACTERISTICS (continued)







APPLICATION INFORMATION

DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

Integral Nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

Differential Nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

Zero-Scale Error (E_{zs})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

Gain Error (E_G)

Gain error is the error in slope of the DAC transfer function.

Signal-to-Noise Ratio + Distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

Spurious Free Dynamic Range (SFDR)

SFDR is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal and is expressed in decibels.

APPLICATION INFORMATION (continued)

LINEARITY, OFFSET, AND GAIN ERROR SUING SINGLE END SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 10.




Figure 10. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage.

GENERAL FUNCTION


The TLV5619 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a power down control logic, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by:

Where REF is the reference voltage and CODE is the digital input value, range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).

APPLICATION INFORMATION (continued)

PARALLEL INTERFACE

The device latches data on the positive edge of \overline{WE} . It must be enabled with \overline{CS} low. \overline{LDAC} low updates the DAC with the value in the holding latch. \overline{LDAC} is an asynchronous input and can be held low, if a separate update is not necessary. However, to control the DAC using the load feature, \overline{LDAC} can be driven low after the positive \overline{WE} edge.








Figure 12. Proposed Interface Between TLV5619 and TMS320C3X DSPs

APPLICATION INFORMATION (continued) TLV5619 INTERFACED TO TMS320C203 DSP

Hardware Interface

Figure 13 shows an example of the connection between the TLV5619 and the TMS320C203 DSP. The only other device that is needed in addition to the DSP and the DAC is the 74AC138 address decoding circuit . Using this configuration, the DAC address is 0x0084 within the I/O memory space of the TMS320C203.

LDAC is held low so that the output voltage is updated with the rising \overline{WE} edge. The power down mode is deactivated permanently by pulling \overline{PD} to V_{DD} .




Figure 13. TLV5619 to TMS320C203 DSP Interface Connection

Software

No setup procedure is needed to access the TLV5619. The output voltage can be set using one command: out data_addr, DAC_addr

Where data_addr points to the address location (in this example 0x0060) holding the new output voltage data and DAC_addr is the I/O space address of the TLV5619 (in this example 0x0084).

The following code shows, how to use the timer of the TMS320C203 as a time base to generate a voltage ramp with the TLV5619. A timer interrupt is generated every 205 μ s. The corresponding interrupt service routine increments the output code (stored at 0x0060) for the DAC and writes the new code to the TLV5619. Only the 12 LSBs of the data in 0x0060 are used by the DAC, so that the resulting period of the saw waveform is:

• t = 4096 × 205 E-6 s = 0.84 s

TLV5619

SLAS172F-DECEMBER 1997-REVISED FEBRUARY 2004



APPLICATION INFORMATION (continued) SOFTWARE LISTING ; File: ramp.asm ; Description: This program generates a ramp. ;----- I/O and memory mapped regs ------.include "regs.asm" TLV5619 0084h .equ ;----- vectors -----.ps 0h b start b INT1 INT23 b b TIM_ISR * Main Program **** 1000h .ps .entry start: ldp #0 ; set data page to 0 ; disable interrupts INTM ; disable maskable interrupts setc splk #0ffffh, IFR #0004h, splk IMR ; set up the timer #0000h, 60h splk splk #0042h, 61h 61h. PRD out 60h, TIM out #0c2fh, 62h splk 62h, TCR out ; enable interrupts clrc INTM ; enable maskable interrupts ; loop forever! next idle ; wait for interrupt b next ; all else fails stop here done done ; hang there b * Interrupt Service Routines INT1: ; do nothing and return ret INT23: ; do nothing and return ret TIM_ISR: ; useful code add #1h ; increment accumulator sacl 60h

TEXAS INSTRUMENTS www.ti.com

SLAS172F-DECEMBER 1997-REVISED FEBRUARY 2004

APPLICATION INFORMATION (continued)

out	60h, TLV5619 ; write to DAC
clrc	intm; re-enable interrupts
ret	; return from interrupt
.end	



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV5619CDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5619C	Samples
TLV5619CDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5619C	Samples
TLV5619CPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5619	Samples
TLV5619CPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5619	Samples
TLV5619IDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619I	Samples
TLV5619IDWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619I	Samples
TLV5619IDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619I	Samples
TLV5619IPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5619	Samples
TLV5619IPWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5619	Samples
TLV5619IPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5619	Samples
TLV5619QDWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TLV5619Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV5619 :

Enhanced Product : TLV5619-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV5619CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLV5619CPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TLV5619IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLV5619IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV5619CDWR	SOIC	DW	20	2000	350.0	350.0	43.0
TLV5619CPWR	TSSOP	PW	20	2000	350.0	350.0	43.0
TLV5619IDWR	SOIC	DW	20	2000	350.0	350.0	43.0
TLV5619IPWR	TSSOP	PW	20	2000	350.0	350.0	43.0



www.ti.com

TUBE



Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV5619CDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619CPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5619IDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619IDWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619IPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5619IPWG4	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5619QDWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated