### SN54LS590, SN54LS591, SN74LS590, SN74LS591 8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS

**SDLS003** 

D2632, JANUARY 1981 - REVISED MARCH 1988


- 8-Bit Counter with Register
- Parallel Register Outputs
- Choice of 3-State ('LS590) or Open-Collector ('LS591) Register Outputs
- Guaranteed Counter Frequency:
  DC to 20 MHz

#### description


These devices each contain an 8-bit binary counter that feeds an 8 bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input  $\overline{CCLR}$  and a count enable input  $\overline{CCKEN}$ . For cascading, a ripple carry output  $\overline{RCO}$  is provided. Expansion is easily accomplished for two stages by connecting  $\overline{RCO}$  of the first stage to  $\overline{CCKEN}$  of the second stage. Cascading for larger count chains can be accomplished by connecting  $\overline{RCO}$  of each stage to CCK of the following stage.

Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

# SN54LS590, SN54LS591 . . . J OR W PACKAGE SN74LS590, SN74LS591 . . . N PACKAGE




# SN54LS590, SN54LS591 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standerd warranty. Production processing does not necessarily include testing of all parameters.




logic diagram (positive logic)



Pin numbers shown are for J, N and W packages.

### SN54LS590, SN54LS591, SN74LS590, SN74LS591 **8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS**



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for J, N, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage		7 V
Off-state output voltage,		5.5 V
Operating free-air temperature range:	SN54LS590, SN54LS591	– 55°C to 125°C
	SN74LS590, SN74LS591	
Storage temperature range		.,,

NOTE 1: Voltage values are with respect to the network ground terminal.

#### recommended operating conditions

			;	SN54LS	•	:	SN74LS	•		
-			MIN	NOM	MAX	MIN	MOM	MAX	UNIT	
VCC	Supply voltage	· · ·	4.5	5	5.5	4.75	5	5.25	V	
V <sub>IH</sub>	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7	1		8.0	V	
Voн	High-level output voltage	Q, 'LS591 only	1		5.5			5.5	V	
ГОН	High lovel autout avec-4	RCO	1	— <u>a — — — — — — — — — — — — — — — — — — </u>	1			<b>– 1</b>	-	
	High-level output current	Q, 'L\$590 only			<b>–</b> 1			- 2.6	mΑ	
lor	Low-level output current	RCŌ			8			16		
		Q			12			24	mA	
fcck	Counter clack frequency		0	-	20	0		20	MHz	
fRCK	Register clock frequency		0	~ .	25	0		25	MHz	
<sup>t</sup> w(CCK)	Duration of counter clock pu	lse	25		-	25			пѕ	
tw(CCLR)	Duration of counter clear pul	se	20			20			ns	
tw(RCK)	Duration of register clock pul	SE	20	,		20			ns	
	<u></u>	CCKEN low before CCK1	20			20				
t <sub>su</sub>	Setup time	CCLR inactive before CCK1	20			20		-	ns	
		CCK before RCK1 (see Note 2)	40			40			1	
th	Hald time	CCKEN low after CCK f	0			0			ns	
TA	Operating free-air temperatur	8	- 55		125	0		70	°C	

NOTE 2: This setup time ensures the register will see stable data from the counter outputs. The clocks may be tied together in which case the register state will be one clock pulse behind the counter,

# SN54LS590, SN54LS591, SN74LS590, SN74LS591 8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			_				SN54LS	,		SN74LS	•	UNIT
,	PARAMETER		1	EST CONDITIO	INST	MIN	TYP#	MAX	MIN	TYP‡	MAX	UNIT
VIK			VCC = MIN,	I <sub>I</sub> = - 18 mA				- 1.5			- 1.5	>
	'LS590 C	`	V <sub>CC</sub> = MIN,	1/ 21/	I <sub>OH</sub> = - 1 mA	2.4	3.2					
Vон	L3590 C	2	AIT = MAX	VIH - ZV,	$I_{OH} = -2.6 \text{ mA}$	]			2,4	3.1		V
	RÇO				f <sub>OH</sub> = - 1 mA	2.4	3.2		2.4	3.2		
Іон	'L\$591 C	)	V <sub>CC</sub> = MIN, V <sub>IL</sub> - MAX	V <sub>IH</sub> = 2 V,	V <sub>OH</sub> = 5.5 V,			0.1			0.1	mΑ
					1 <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
N.	a		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	1 <sub>OL</sub> = 24 mA					0.35	0.5	v
VOL	RCO		VIL = MAX		iQL = 8 mA		0,25	0.4		0.25	0.4	Ĭ
	700				I <sub>OL</sub> = 16 mA					0.35	0.5	0.5
lozh	'LS590 C	2	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7 V	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = MAX,			20			20	μА
l <sub>OZL</sub>	′LS590 C	į	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.4 V	V <sub>1H</sub> = 2 V.	VIL = MAX,		•	- 20			- 20	μΑ
$\overline{\gamma_1}$			V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V	Par			0.1			0.1	mΑ
Τін			V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V	<del>.</del>			20		-	20	μΑ
	ССК		\/	C = MAX, V <sub>1</sub> = 0.4 V				- 0,8			- 0.8	mΑ
IIL	All other	5	VCC - MAX,	V  = 0.4 V				- 0.2			- 0.2	
8 مما	'LS590 C	)	Voc = MAX,	Va = 0 V		- 30		<b>– 130</b>	- 30		130	mΑ
los§	RCO		VCC WAN,		^O - O A			- 100	- 20		<b>– 100</b>	
		1ссн	]				33	55		33	55	
	'LS590	1CCL	V <sub>CC</sub> = MAX,			L	44	65		44	65	
1CC	<sup>1</sup> ccz		All possible inputs grounded,				46	65		46	65	mA.
	'LS591	1CCH	All outputs ope	en			35	55		35	55	
	-	CCL	1				42	65		42	65	

- † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,
- ‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{ C}$  Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

	FROM	то	TEAT AAUG	UTI ONIO		'LS59	)		'LS59'	1	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST COND	MIN	TYP	MAX	MIN	TYP	MAX	CIVIT	
fmax	RCK	a	$R_L = 667 \Omega$ ,	C <sub>L</sub> = 45 pF	20	35		20	35		MHz
t <sub>PLH</sub>	CCK†	RCO	R <sub>L</sub> = 1 kΩ,	C = 30 = E		14	22		16	24	ns
<sup>t</sup> PHL	CCK1	RCO		C <sub>L</sub> = 30 pF		20	30		25	38	ns
tPLH	CCLR	RCO				30	45		32	48	ns
<sup>t</sup> PLH	RCK!	Q	P			12	18		25	38	ns
t <sub>PHL</sub>	RCK+	a		C <sub>L</sub> = 45 pF		22	33		28	42	ns
<sup>†</sup> PZH	Ğ١	α	$R_L$ = 667 $\Omega$ ,		[	25	38				ns
tPZL	Ğ↓	Q				30	45				ns
<sup>†</sup> PHZ	G↑	Q	D -663.0	0 - 5 - 5		20	30				ns
<sup>†</sup> PLZ	<u>G</u> t	Q	R <sub>L</sub> = 667 Ω.	C <sub>L</sub> = 5 pF		25	38				ns
†PLH	G↑	Ω	D - 667.0	0 - 45 - 5					34	50	ns
1PHL	Ğ↓	Q	$R_L = 667 \Omega$ ,	C <sub>L</sub> = 45 pF					32	48	กร

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





9-Mar-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87517012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87517012A SNJ54LS 590FK	Samples
5962-8751701EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8751701EA SNJ54LS590J	Samples
5962-8751701EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8751701EA SNJ54LS590J	Samples
SN54LS590J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS590J	Samples
SN54LS590J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS590J	Samples
SN74LS590D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS590	Samples
SN74LS590D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS590	Samples
SN74LS590N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS590N	Samples
SN74LS590N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS590N	Samples
SN74LS590NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS590	Samples
SN74LS590NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS590	Samples
SNJ54LS590FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87517012A SNJ54LS 590FK	Samples
SNJ54LS590FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87517012A SNJ54LS 590FK	Samples
SNJ54LS590J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8751701EA SNJ54LS590J	Samples
SNJ54LS590J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8751701EA SNJ54LS590J	Samples

#### PACKAGE OPTION ADDENDUM



9-Mar-2021

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS590, SN74LS590:

Catalog: SN74LS590

Military: SN54LS590

NOTE: Qualified Version Definitions:





9-Mar-2021

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

### PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS590NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS590NSR	SO	NS	16	2000	853.0	449.0	35.0

### PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-87517012A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74LS590D	D	SOIC	16	40	507	8	3940	4.32
SN74LS590N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS590N	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS590FK	FK	LCCC	20	1	506.98	12.06	2030	NA

### FK (S-CQCC-N\*\*)

### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



### D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated