

#### **FEATURES**

- Operates From 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 3.4 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

#### **DESCRIPTION/ORDERING INFORMATION**

This octal bus transceiver is designed for 1.65-V to 3.6-V  $V_{\text{CC}}$  operation.

The SN74ALVCH245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

DGV, DW, I	NS, OF (TOP \		ACKAGE
DIR [ A1 [ A2 [ A3 [ A4 [ A6 [ A7 [ A8 [	1 2 3 4 5 6 7 8 9	20 19 18 17 16 15 14 13 12	V <sub>CC</sub> OE B1 B2 B3 B4 B5 B6 B7
GND [	10	11	B8

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

T <sub>A</sub>	PAC	KAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SOIC - DW	Tube	SN74ALVCH245DW			
	50IC - DW	Tape and reel	SN74ALVCH245DWR	ALVCH245		
4000 to 0500	SOP - NS	Tape and reel	SN74ALVCH245NSR	ALVCH245		
-40°C to 85°C	TSSOP - PW	Tube	SN74ALVCH245PW			
	1550P - PW	Tape and reel	SN74ALVCH245PWR			
	TVSOP - DGV	Tape and reel	SN74ALVCH245DGVR	VB245		

#### ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Х

н

		-
INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus

Isolation

## FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN74ALVCH245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES119G-JULY 1997-REVISED SEPTEMBER 2004



#### LOGIC DIAGRAM (POSITIVE LOGIC)



**To Seven Other Channels** 

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
		Except I/O ports <sup>(2)</sup>	-0.5	4.6	V
VI	Input voltage range	I/O ports <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DGV package		92	
0	Declares the supplication of the set $(4)$	DW package		58	0000
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	NS package		60	°C/W
		PW package		83	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



SCES119G-JULY 1997-REVISED SEPTEMBER 2004

### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$			
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage	L	0	V <sub>CC</sub>	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-12		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		12	mA	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12		
		V <sub>CC</sub> = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## SN74ALVCH245 **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES119G-JULY 1997-REVISED SEPTEMBER 2004



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST C	ONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT			
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> - 0.2					
		I <sub>OH</sub> = -4 mA		1.65 V	1.2					
		I <sub>OH</sub> = -6 mA		2.3 V	2					
V <sub>OH</sub>				2.3 V	1.7		V			
		I <sub>OH</sub> = -12 mA		2.7 V	2.2					
				3 V	2.4					
		I <sub>OH</sub> = -24 mA		3 V	2					
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2				
		I <sub>OL</sub> = 4 mA		1.65 V		0.45				
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA		2.3 V		0.4	V				
	1 10 1		2.3 V		0.7	V				
	I <sub>OL</sub> = 12 mA		2.7 V		0.4					
		I <sub>OL</sub> = 24 mA		3 V		0.55				
I <sub>I</sub>		$V_{I} = V_{CC}$ or GND		3.6 V		±5	μA			
		V <sub>I</sub> = 0.58 V		1.65 V	25					
		V <sub>I</sub> = 1.07 V		1.65 V	-25					
		V <sub>I</sub> = 0.7 V		2.3 V	45					
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V		2.3 V	-45		μA			
		V <sub>I</sub> = 0.8 V		3 V	75					
		V <sub>1</sub> = 2 V		3 V	-75					
		$V_{I} = 0$ to 3.6 $V^{(2)}$		3.6 V		±500				
I <sub>OZ</sub> <sup>(3)</sup>		$V_{O} = V_{CC}$ or GND		3.6 V		±10	μA			
I <sub>CC</sub>		$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V		10	μA			
$\Delta I_{CC}$		One input at V <sub>CC</sub> - 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μA			
	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		4.5	pF			
C <sub>io</sub>	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		12	pF			

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) For I/O ports, the parameter  $I_{\text{OZ}}$  includes the input leakage current.

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		$V_{CC}$ = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT
		(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	1.5	6	1	3.5		3.6	1.3	3.4	ns
t <sub>en</sub>	ŌĒ	A or B	3.4	8.6	2	6		6.3	1.6	5.5	ns
t <sub>dis</sub>	ŌĒ	A or B	2.7	8	1	4.8		5.3	1.7	5.5	ns

### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 


	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
6	Power dissipation capacitance	Outputs enabled	$C = 0.5 = 10 MH_{7}$	25	28	31	рF	
Cpd	per transceiver	Outputs disabled	$C_{L} = 0, f = 10 \text{ MHz}$	0	0	0		

### PARAMETER MEASUREMENT INFORMATION




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V	IN	PUT	V	v	6	Р	v
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	C∟	RL	$V_{\Delta}$
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Ω</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- D. The outputs are measured one at a time, with one transition
- E.  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  are the same as  $t_{\text{dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .



#### Figure 1. Load Circuit and Voltage Waveforms



### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74ALVCH245DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VB245	Samples
SN74ALVCH245DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH245	Samples
SN74ALVCH245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH245	Samples
SN74ALVCH245PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VB245	Samples
SN74ALVCH245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VB245	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

Texas **NSTRUMENTS** 

www.ti.com

### **TAPE AND REEL INFORMATION**





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH245DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ALVCH245DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALVCH245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH245DGVR	TVSOP	DGV	20	2000	853.0	449.0	35.0
SN74ALVCH245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALVCH245PWR	TSSOP	PW	20	2000	853.0	449.0	35.0



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVCH245DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALVCH245PW	PW	TSSOP	20	70	530	10.2	3600	3.5

## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated