# ICG-20330

High Performance 3-Axis OIS/EIS Optimized MEMS Gyro

#### **GENERAL DESCRIPTION**

The ICG-20330 is a 3-axis MotionTracking® device that includes a 3-axis gyroscope in a small 3x3x 0.75 mm (16-pin LGA) package.

- High performance specs
  - Gyroscope sensitivity error: ±1%
  - Gyroscope noise: 5 mdps/ $\sqrt{Hz}$
- Includes 512-byte FIFO to reduce traffic on the serial bus interface, and reduce power consumption by allowing the system processor to burst read sensor data and then go into a low-power mode
- EIS FSYNC support


ICG-20330 includes on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features an operating voltage range down to 1.71V. Communication ports include I<sup>2</sup>C and high-speed SPI at 7 MHz.

## **ORDERING INFORMATION**

PART	AXES	TEMP RANGE	PACKAGE
ICG-20330 <sup>†</sup>	X,Y,Z	-40°C to +85°C	16-Pin LGA

†Denotes RoHS and Green-Compliant Package

# **BLOCK DIAGRAM**



InvenSense reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

InvenSense, a TDK Group Company 1745 Technology Drive, San Jose, CA 95110 U.S.A +1(408) 988–7339 invensense.tdk.com


#### APPLICATIONS

- OIS (Optical Image Stabilization) in phone camera modules, DSLR, and DSC
- EIS (Electronic Image Stabilization) in DSC, and phone camera modules

### **FEATURES**

- 1% Gyro initial sensitivity eliminates OIS dynamic calibration
- Optimized OIS/EIS programmable gyro FSR of ±31.25dps, ±62.5dps, ±125ps and ±250dps
- High Resolution at up to 1048 LSB/(%)
- Low 5mdps/√Hz Noise
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- 512-byte FIFO buffer enables the applications processor to read the data in bursts
- On-Chip 16-bit ADCs and Programmable Filters
- Host interface: 7 MHz SPI or 400 kHz Fast Mode I<sup>2</sup>C
- Digital-output temperature sensor
- VDD operating range of 1.71 V to 3.45 V
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

# **TYPICAL OPERATING CIRCUIT**



Document Number: DS-000127 Revision: 1.1 Release Date: 03/18/2021





# **TABLE OF CONTENTS**

	Genero	al Description	1
	Orderi	ng Information	1
	Block [	Diagram	1
	Applica	ntions	1
	Featur	es	1
	Typica	l Operating Circuit	1
1		RODUCTION	
	1.1	Purpose and Scope	
	1.2	Product Overview	
	1.3	Applications	7
2	Feat	ures	8
	2.1	Gyroscope Features	8
	2.2	Additional Features	8
~	<b>5</b> 1	trical Characteristics	•
3			
	3.1	Gyroscope Specifications	
	3.2 3.2.2	Electrical Specifications	
	3.2.2		
	3.2.3		
	3.3	I <sup>2</sup> C Timing Characterization	
	3.4	SPI Timing Characterization	
	3.5	Absolute Maximum Ratings	
		-	
4	Арр	lications Information	
	4.1	Pin Out Diagram and Signal Description	16
	4.2	Typical Operating Circuit	17
	4.3	Bill of Materials for External Components	17
	4.4	Block Diagram	18
	4.5	Overview	18
	4.6	Three-Axis MEMS Gyroscope with 16-bit ADCs and Signal Conditioning	18
	4.7	I <sup>2</sup> C and SPI Serial Communications Interfaces	19
	4.7.3	1 ICG-20330 Solution Using I <sup>2</sup> C Interface	19
	4.7.2	2 ICG-20330 Solution Using SPI Interface	20
	4.8	Self-Test	20

# 

# ICG-20330

	4.9	Clocking	21
	4.10	Sensor Data Registers	21
	4.11	FIFO	21
	4.12	Interrupts	21
	4.13	Digital-Output Temperature Sensor	21
	4.14	Bias and LDOs	21
	4.15	Charge Pump	21
	4.16	Standard Power Modes	22
	4.17	Power-Up Sequence	22
	4.18	Sensor Initialization and Clock Source Selection	22
5	Pro	ogrammable Interrupts	23
6	Dig	gital Interface	24
	6.1	I <sup>2</sup> C and SPI Serial Interfaces	24
	6.2	l²C Interface	24
	6.3	I <sup>2</sup> C Communications Protocol	24
	6.4	I <sup>2</sup> C Terms	27
	6.5	SPI Interface	28
7	Se	rial Interface Considerations	29
	7.1	ICG-20330 Supported Interfaces	29
8	As	sembly	30
	8.1	Orientation of Axes	30
	8.2	Package Dimensions	31
9	Pa	rt Number Package Marking	22
10	)	Reference	34
11	LI	Register Map	35
12	2	Register Descriptions	37
	12.1	Registers 0 to 2 – Gyroscope Self-Test Registers	37
	12.2	Register 4 – Gyroscope Offset Temperature Compensation (TC) Register	38
	12.3	Register 5 – Gyroscope Offset Temperature Compensation (TC) Register	38
	12.4	Register 07 – Gyroscope Offset Temperature Compensation (TC) Register	39
	12.5	Register 08 – Gyroscope Offset Temperature Compensation (TC) Register	39

# 

# ICG-20330

Register 10 – Gyroscope Offset Temperature Compensation (TC) Register	. 39
Register 11 – Gyroscope Offset Temperature Compensation (TC) Register	. 40
Registers 19 – Gyro Offset Adjustment Register	. 40
Registers 20 – Gyro Offset Adjustment Register	. 40
Registers 21 – Gyro Offset Adjustment Register	. 41
Registers 22 – Gyro Offset Adjustment Register	. 41
Registers 23 – Gyro Offset Adjustment Register	. 41
Register 24 – Gyro Offset Adjustment Register	. 42
Register 25 – Sample Rate Divider	. 42
Register 26 – Configuration	. 43
Register 27 – Gyroscope Configuration	. 44
Register 35 – FIFO Enable	. 45
Register 54 – FSYNC Interrupt Status	. 46
Register 55 – INT Pin / Bypass Enable Configuration	. 46
Register 56 – Interrupt Enable	. 47
Register 58 – Interrupt Status	. 47
Registers 65 and 66 – Temperature Measurement	. 48
Registers 67 to 72 – Gyroscope Measurements	. 49
Register 104 – Signal Path Reset	. 50
Register 106 – User Control	. 51
Register 107 – Power Management 1	. 52
Register 108 – Power Management 2	. 53
Register 114 and 115 – FIFO Count Registers	. 53
Register 116 – FIFO Read Write	. 54
Register 117 – Who Am I	. 54
evision History	55
	Register 55 – INT Pin / Bypass Enable Configuration Register 56 – Interrupt Enable Register 58 – Interrupt Status Registers 65 and 66 – Temperature Measurement Registers 67 to 72 – Gyroscope Measurements Register 104 – Signal Path Reset Register 106 – User Control Register 107 – Power Management 1 Register 108 – Power Management 2 Register 114 and 115 – FIFO Count Registers Register 116 – FIFO Read Write



# **LIST OF FIGURES**

Figure 1. I <sup>2</sup> C Bus Timing Diagram	13
Figure 2. SPI Bus Timing Diagram	
Figure 3. Pin-out Diagram for ICG-20330 3.0x3.0x0.75 mm LGA	
Figure 4. ICG-20330 LGA Application Schematic	17
Figure 5. ICG-20330 Block Diagram	18
Figure 6. ICG-20330 Solution Using I <sup>2</sup> C Interface	19
Figure 7. ICG-20330 Solution Using SPI Interface	20
Figure 8. START and STOP Conditions	25
Figure 9. Acknowledge on the I <sup>2</sup> C Bus	25
Figure 10. Complete I <sup>2</sup> C Data Transfer	26
Figure 11. Typical SPI Master / Slave Configuration	28
Figure 12. I/O Levels and Connections	29
Figure 13. Orientation of Axes of Sensitivity and Polarity of Rotation	30





# **LIST OF TABLES**

Table 1. Gyroscope Specifications	9
Table 2. D.C. Electrical Characteristics	10
Table 3. A.C. Electrical Characteristics	12
Table 4. Other Electrical Specifications	12
Table 5. I <sup>2</sup> C Timing Characteristics	13
Table 6. SPI Timing Characteristics (7 MHz Operation)	14
Table 7. Absolute Maximum Ratings	15
Table 8. Signal Descriptions	16
Table 9. Bill of Materials	17
Table 10. Standard Power Modes for ICG-20330	22
Table 11. Table of Interrupt Sources	23
Table 12. Serial Interface	24
Table 13. I <sup>2</sup> C Terms	27
Table 14. ICG-20330 Register Map	36



# **1** INTRODUCTION

# 1.1 PURPOSE AND SCOPE

This document is a preliminary product specification, providing a description, specifications, and design related information on the ICG-20330 MotionTracking device for imaging applications, such as Optical Image Stabilization, OIS, or Electronic Image Stabilization, EIS. The device is housed in a small 3x3x0.75 mm 16-pin LGA package.

## **1.2 PRODUCT OVERVIEW**

The ICG-20330 is a 3-axis MotionTracking device that has a 3-axis gyroscope in a small 3x3x0.75 mm (16-pin LGA) package. It also features a 512-byte FIFO for EIS applications to lower the traffic on the serial bus interface, and reduce power consumption by allowing the system processor to burst read sensor data for a given video frame. The unique support for FSYNC (frame sync), facilitates synchronization of Video Frame Sync from Image sensors and Motion data from gyro collected during a given frame via an interrupt to the host.

The gyroscope has a programmable full-scale range of  $\pm 31.25$ ,  $\pm 62.5$ ,  $\pm 125$  and  $\pm 250$  degrees/sec, optimized for Image Stabilization applications.

Other industry-leading features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I<sup>2</sup>C and SPI serial interfaces, a VDD operating range of 1.71 V to 3.6 V, and a separate digital IO supply, VDDIO from 1.71 V to 3.6 V.

Communication with all registers of the device is performed using either I<sup>2</sup>C at 400 kHz or SPI at 7 MHz.

By leveraging its patented and volume-proven CMOS-MEMS fabrication platform, which integrates MEMS wafers with companion CMOS electronics through wafer-level bonding, InvenSense has driven the package size down to a footprint and thickness of 3x3x0.75 mm (16-pin LGA), to provide a very small yet high-performance, low-cost package. The device provides high robustness by supporting 10,000*g* shock reliability.

### **1.3 APPLICATIONS**

- O/S, Optical Image Stabilization in phone camera modules, DSLR, and DSC
- *EIS,* Electronic Image Stabilization in DSC, and phone camera modules



# 2 FEATURES

# 2.1 GYROSCOPE FEATURES

The triple-axis MEMS gyroscope in the ICG-20330 includes a wide range of features:

- Digital-output X-, Y-, and Z-axis angular rate sensors (gyroscopes) with a user-programmable fullscale range of ±31.25, ±62.5, ±125 and ±250 °/sec and integrated 16-bit ADCs
- Digitally-programmable low-pass filter
- Factory calibrated sensitivity scale factor
- Self-test

# 2.2 ADDITIONAL FEATURES

The ICG-20330 includes the following additional features:

- 512-byte FIFO buffer enable the applications processor to read the data in bursts
- Digital-output temperature sensor
- User-programmable digital filters for gyroscope and temp sensor
- 10,000 g shock tolerant
- 400-kHz Fast Mode I<sup>2</sup>C for communicating with all registers
- 7-MHz SPI serial interface for communicating with all registers
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

# **3** ELECTRICAL CHARACTERISTICS

# 3.1 GYROSCOPE SPECIFICATIONS

Typical Operating Circuit of section 0, VDD = 1.8 V, VDDIO = 1.8 V, T<sub>A</sub> = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	GYROSCOPE SENSITIVITY					
Full-Scale Range	FS_SEL= 0		±31.25		º/s	3
	FS_SEL= 1		±62.5		º/s	3
	FS_SEL= 2		±125		º/s	3
	FS_SEL= 3		±250		º/s	3
ADC Word Length			16		bits	3
Sensitivity Scale Factor	FS_SEL= 0		1048		LSB/(º/s)	3
	FS_SEL=1		524		LSB/(º/s)	3
	FS_SEL= 2		262		LSB/(º/s)	3
	FS_SEL= 3		131		LSB/(º/s)	3
Sensitivity Scale Factor Tolerance	25°C		±1		%	1
Sensitivity Scale Factor Variation Over Temperature	-20°C to +75°C		±3		%	1
Nonlinearity	Best fit straight line; 25°C		±0.1		%	1
Cross-Axis Sensitivity			±2		%	1
	ZERO-RATE OUTPUT (ZRO)	)				
Initial ZRO Tolerance	25°C		±5		º/s	2
ZRO Variation Over Temperature	-20°C to +75°C		±5		º/s	1
	GYROSCOPE NOISE PERFORMANCE	(FS_SEL=0	)			
Total RMS Noise	DLPFCFG = 2 (92 Hz)		0.06		%-rms	2
Total Peak-to-Peak Noise	DLPFCFG = 2 (92 Hz)		0.30		⁰/s-p-p	2
Rate Noise Spectral Density	At 10 Hz		0.005		°/s/√Hz	2
GYROSCOPE MECHANICAL						
Mechanical Frequency		25	27	29	KHz	2
Sensor Mechanical Bandwidth		1.6			KHz	1
LOW PASS FILTER RESPONSE	Programmable Range	92		250	Hz	3
GYROSCOPE START-UP TIME		1	80		ms	1
OUTPUT DATA RATE	Programmable, Normal (Filtered) mode	1000		8000	Hz	1

## Table 1. Gyroscope Specifications

#### Notes:

- 1. Derived from validation or characterization of parts on PCB, not guaranteed in production.
- 2. Tested in production.
- 3. Guaranteed by design.
- 4. Calculated from Total RMS Noise.

# **3.2 ELECTRICAL SPECIFICATIONS**

#### 3.2.2 D.C. Electrical Characteristics

Typical Operating Circuit of section 0, VDD = 1.8 V, VDDIO = 1.8 V, T<sub>A</sub> = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
SUPPLY VOLTAGES							
VDD		1.71	1.8	3.45	V	1	
VDDIO		1.71	1.8	3.45	V	1	
SUPPLY CURRENTS & BOOT TIME							
Active Current	3-Axis Gyroscope		2.9		mA	1	
Full-Chip Sleep Mode			10		μA	1	
Boot Time	VDD on to first register write		50		ms	1	
TEMPERATURE RANGE							
Operating Temperature Range		-40		+85	°C	1	

## Table 2. D.C. Electrical Characteristics

#### Notes:

- 1. Derived from validation or characterization of parts, not guaranteed in production.
- 2. Based on simulation.

## 3.2.2 A.C. Electrical Characteristics

Typical Operating Circuit of section 0, VDD = 1.8 V, VDDIO = 1.8 V,  $T_A = 25^{\circ}C$ , unless otherwise noted.

Parameter	Conditions	MIN	TYP	MAX	UNITS	NOTES
	SUP	PLIES				·
Supply Ramp Time	Monotonic ramp. Ramp rate is 10% to 90% of the final value	0.01		100	ms	1
	TEMPERAT	URE SENSOR				
Operating Range	Ambient	-40		85	°C	1
Room Temperature Offset	25°C		0		°C	1
Sensitivity	Untrimmed		326.8		LSB/°C	1
	Power-C	On RESET				
Supply Ramp Time (T <sub>RAMP</sub> )	Valid power-on RESET	0.01		100	ms	1
Start-up time for register read/write	From power-up		11	100	ms	1
I <sup>2</sup> C ADDRESS	SA0 = 0 SA0 = 1		1101000 1101001			
	DIGITAL INPUTS (FS)	NC, SA0, SPC,				
V <sub>IH</sub> , High Level Input Voltage	<b>`</b>	0.7*VDDIO	. ,		V	
VIL, Low Level Input Voltage				0.3*VDDIO	V	1
C <sub>I</sub> , Input Capacitance			< 10	0.0	pF	1
	DIGITAL OUT	PUT (SDO, INT)				
V <sub>OH</sub> , High Level Output Voltage	$R_{LOAD} = 1M\Omega;$	0.9*VDDIO			V	
V <sub>OL1</sub> , LOW-Level Output Voltage	$R_{LOAD} = 1M\Omega;$			0.1*VDDIO	V	
V <sub>OLINT</sub> , INT Low-Level Output Voltage	OPEN = 1, 0.3 mA sink Current			0.1	V	1
Output Leakage Current	OPEN = 1		100		nA	
t <sub>INT</sub> , INT Pulse Width	LATCH_INT_EN = 0		50		μs	
	I²C I/O (\$	SCL, SDA)	L			
VIL, LOW Level Input Voltage		-0.5V		0.3*VDDIO	V	
V <sub>IH</sub> , HIGH-Level Input Voltage		0.7*VDDIO		VDDIO + 0.5V	V	-
V <sub>hys</sub> , Hysteresis			0.1*VDDIO	0.01	V	_
V <sub>OL</sub> , LOW-Level Output Voltage	3 mA sink current	0		0.4	V	1
I <sub>OL</sub> , LOW-Level Output Current	V <sub>OL</sub> = 0.4V V <sub>OL</sub> = 0.6 V		3 6		mA mA	
Output Leakage Current			100		nA	1
$t_{of}$ , Output Fall Time from $V_{IHmax}$ to $V_{ILmax}$	C <sub>b</sub> bus capacitance in pf	20+0.1Cb	100	300	ns	1
			I			
	FCHOICE_B = $1,2,3$		32		kHz	2
Sample Rate	SMPLRT_DIV = 0 FCHOICE_B = 0; DLPFCFG = 0 or 7 SMPLRT_DIV = 0		8		kHz	2
	FCHOICE_B = 0; DLPFCFG = 1,2,3,4,5,6; SMPLRT_DIV = 0		1		kHz	2





Parameter	Conditions	MIN	TYP	MAX	UNITS	NOTES
	CLK_SEL = 0, 6 or gyro inactive; 25°C	-5		+5	%	1
Clock Frequency Initial Tolerance	CLK_SEL = 1,2,3,4,5 and gyro active; 25°C	-1		+1		1
Frequency Variation over Temperature	CLK_SEL = 0,6 or gyro inactive	-10		+10	%	1
	CLK_SEL = 1,2,3,4,5 and gyro active		±1		% % %	1

### Table 3. A.C. Electrical Characteristics

# Notes:

- 1. Derived from validation or characterization of parts, not guaranteed in production.
- 2. Guaranteed by design.

#### 3.2.3 Other Electrical Specifications

Typical Operating Circuit of section 0, VDD = 1.8 V, VDDIO = 1.8 V, T<sub>A</sub> = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
SERIAL INTERFACE							
SPI Operating Frequency, All	Low Speed Characterization		100 ±10%		kHz	1	
Registers Read/Write	High Speed Characterization		1	7	MHz	1, 2	
SPI Modes			Modes 0 and 3				
	All registers, Fast-mode			400	kHz	1	
I <sup>2</sup> C Operating Frequency	All registers, Standard-mode			100	kHz	1	

### **Table 4. Other Electrical Specifications**

#### Notes:

- 1. Derived from validation or characterization of parts, not guaranteed in production.
- 2. SPI clock duty cycle between 45% and 55% should be used for 7-MHz operation.



# 3.3 I<sup>2</sup>C TIMING CHARACTERIZATION

Typical Operating Circuit of section 0, VDD = 1.8 V, VDDIO = 1.8 V, T<sub>A</sub> = 25°C, unless otherwise noted.

Parameters	Conditions	MIN	TYP	MAX	UNITS	NOTES
I <sup>2</sup> C TIMING	I <sup>2</sup> C FAST-MODE					
f <sub>SCL</sub> , SCL Clock Frequency				400	kHz	1
$t_{HD.STA}$ , (Repeated) START Condition Hold Time		0.6			μs	1
t <sub>LOW</sub> , SCL Low Period		1.3			μs	1
t <sub>HIGH</sub> , SCL High Period		0.6			μs	1
t <sub>SU.STA</sub> , Repeated START Condition Setup Time		0.6			μs	1
t <sub>HD.DAT</sub> , SDA Data Hold Time		0			μs	1
t <sub>SU.DAT</sub> , SDA Data Setup Time		100			ns	1
$t_r$ , SDA and SCL Rise Time	$C_b$ bus cap. from 10 to 400 pF	20+0.1Cb		300	ns	1
$t_{\rm f}$ , SDA and SCL Fall Time	$C_b$ bus cap. from 10 to 400 pF	20+0.1Cb		300	ns	1
t <sub>SU.STO</sub> , STOP Condition Setup Time		0.6			μs	1
$t_{\mbox{\scriptsize BUF}},$ Bus Free Time Between STOP and START Condition		1.3			μs	1
C <sub>b</sub> , Capacitive Load for each Bus Line			< 400		pF	1
t <sub>VD.DAT</sub> , Data Valid Time				0.9	μs	1
t <sub>VD.ACK</sub> , Data Valid Acknowledge Time				0.9	μs	1

## Table 5. I<sup>2</sup>C Timing Characteristics

#### Notes:

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets.




Figure 1. I<sup>2</sup>C Bus Timing Diagram



# 3.4 SPI TIMING CHARACTERIZATION

Typical Operating Circuit of section 0, VDD = 1.8 V, VDDIO = 1.8 V, T<sub>A</sub> = 25°C, unless otherwise noted.

Parameters	Conditions	MIN	TYP	MAX	UNITS	NOTES
SPI TIMING						
f <sub>SCLK</sub> , SCLK Clock Frequency				7	MHz	
t <sub>LOW</sub> , SCLK Low Period		64			ns	
t <sub>HIGH</sub> , SCLK High Period		64			ns	
t <sub>SU.CS</sub> , CS Setup Time		8			ns	
t <sub>HD.CS</sub> , CS Hold Time		500			ns	
t <sub>SU.SDI</sub> , SDI Setup Time		5			ns	
t <sub>HD.SDI</sub> , SDI Hold Time		7			ns	
t <sub>VD.SDO</sub> , SDO Valid Time	$C_{load} = 20 pF$			59	ns	
t <sub>HD.SDO</sub> , SDO Hold Time	$C_{load} = 20 pF$	6			ns	
t <sub>DIS.SDO</sub> , SDO Output Disable Time				50	ns	

#### Table 6. SPI Timing Characteristics (7 MHz Operation)

#### Notes:

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets.




Figure 2. SPI Bus Timing Diagram



## 3.5 ABSOLUTE MAXIMUM RATINGS

Stress above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

Parameter	Rating
Supply Voltage, VDD	-0.5 V to +4 V
Supply Voltage, VDDIO	-0.5 V to +4 V
REGOUT	-0.5 V to 2 V
Input Voltage Level (SA0, FSYNC, SCL, SDA)	-0.5 V to VDD + 0.5 V
Acceleration (Any Axis, unpowered)	10,000g for 0.2 ms
Storage Temperature Range	-40°C to +125°C
Electrostatic Discharge (ESD) Protection	2 kV (HBM); 250 V (MM)
Latch-up	JEDEC Class II (2),125°C ±100 mA

Table 7. Absolute Maximum Ratings


# **4** APPLICATIONS INFORMATION

# 4.1 PIN OUT DIAGRAM AND SIGNAL DESCRIPTION


Pin Number	Pin Name	Pin Description
1	VDDIO	Digital I/O supply voltage
2	SCL/SPC	I <sup>2</sup> C serial clock (SCL); SPI serial clock (SPC)
3	SDA/SDI	I <sup>2</sup> C serial data (SDA); SPI serial data input (SDI)
4	SA0/SDO	I <sup>2</sup> C slave address LSB (SA0); SPI serial data output (SDO)
5	CS	Chip select (0 = SPI mode; 1 = $I^2C$ mode)
6	INT	Interrupt digital output (totem pole or open-drain)
7	RESV	Reserved. Do not connect.
8	FSYNC	Synchronization digital input (optional). Connect to GND if unused.
9	NC	Connect to GND or do not connect
10	NC	Connect to GND or do not connect
11	NC	Connect to GND or do not connect
12	NC	Connect to GND or do not connect
13	GND	Connect to GND
14	REGOUT	Regulator filter capacitor connection
15	RESV	Reserved. Connect to GND
16	VDD	Power Supply

### **Table 8. Signal Descriptions**

**Note**: VDD, VDDIO, SCL/SPC and CS pins must be correctly managed at power-up to guarantee proper device start-up. Please refer to sections 4.17 and 4.18 for detailed power-up instructions.



LGA Package (Top View) 16-pin, 3 mm x 3 mm x 0.75 mm Typical Footprint and thickness




Orientation of Axes of Sensitivity and Polarity of Rotation





# 4.2 TYPICAL OPERATING CIRCUIT





### 4.3 BILL OF MATERIALS FOR EXTERNAL COMPONENTS

Component	Label	Specification	Quantity
REGOUT Capacitor	C1	Ceramic, X7R, 0.47 µF ±10%, 2 V	1
	C2	Ceramic, X7R, 0.1 µF ±10%, 4 V	1
VDD Bypass Capacitors	C4	Ceramic, X7R, 2.2 µF ±10%, 4 V	1
VDDIO Bypass Capacitor	C3	Ceramic, X7R, 10 nF ±10%, 4 V	1

Table 9. Bill of Materials



# 4.4 BLOCK DIAGRAM




Figure 5. ICG-20330 Block Diagram

### 4.5 OVERVIEW

The ICG-20330 is comprised of the following key blocks and functions:

- Three-axis MEMS rate gyroscope sensor with 16-bit ADCs and signal conditioning
- Primary I<sup>2</sup>C and SPI serial communications interfaces
- Self-Test
- Clocking
- Sensor Data Registers
- FIFO
- Interrupts
- Digital-Output Temperature Sensor
- Bias and LDOs
- Charge Pump
- Standard Power Modes

# 4.6 THREE-AXIS MEMS GYROSCOPE WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICG-20330 consists of three independent vibratory MEMS rate gyroscopes, which detect rotation about the X-, Y-, and Z- Axes. When the gyros are rotated about any of the sense axes, the Coriolis Effect causes a vibration that is detected by a capacitive pickoff. The resulting signal is amplified, demodulated, and filtered to produce a voltage that is proportional to the angular rate. This voltage is digitized using individual on-chip 16-bit Analog-to-Digital Converters (ADCs) to sample each axis. The full-scale range of the gyro sensors may be digitally programmed to  $\pm 31.25$ ,  $\pm 62.5$ ,  $\pm 125$  and  $\pm 250$  degrees per second (dps). The ADC sample rate is programmable up to 8,000 samples per second with user-selectable low-pass filters that enable a wide range of cut-off frequencies.



# 4.7 I<sup>2</sup>C AND SPI SERIAL COMMUNICATIONS INTERFACES

The ICG-20330 communicates to a system processor using either a SPI or an I<sup>2</sup>C serial interface. The ICG-20330 always acts as a slave when communicating to the system processor. The LSB of the I<sup>2</sup>C slave address is set by pin 4 (SA0).

### 4.7.1 ICG-20330 Solution Using I<sup>2</sup>C Interface

In the figure below, the system processor is an I<sup>2</sup>C master to the ICG-20330.




Figure 6. ICG-20330 Solution Using I<sup>2</sup>C Interface



#### 4.7.2 ICG-20330 Solution Using SPI Interface

In the figure below, the system processor is an SPI master to the ICG-20330. Pins 2, 3, 4, and 5 are used to support the SPC, SDI, SDO, and CS signals for SPI communications.




Figure 7. ICG-20330 Solution Using SPI Interface

# 4.8 SELF-TEST

Self-test allows for the testing of the mechanical and electrical portions of the sensors. The self-test for each measurement axis can be activated by means of the gyroscope self-test registers (registers 27 and 28).

When the self-test is activated, the electronics cause the sensors to be actuated and produce an output signal. The output signal is used to observe the self-test response.

The self-test response is defined as follows:

Self-test response = Sensor output with self-test enabled – Sensor output with self-test disabled

The self-test response for each gyroscope axis is defined in the gyroscope specification table.

When the value of the self-test response is within the specified min/max limits of the product specification, the part has passed self-test. When the self-test response exceeds the min/max values, the part is deemed to have failed self-test. It is recommended to use InvenSense MotionApps software for executing self-test.

For further information on Self-Test, please refer to the register map of ICG-20330.



### 4.9 CLOCKING

The ICG-20330 has a flexible clocking scheme, allowing a variety of internal clock sources to be used for the internal synchronous circuitry. This synchronous circuitry includes the signal conditioning and ADCs, and various control circuits and registers. An on-chip PLL provides flexibility in the allowable inputs for generating this clock.

Allowable internal sources for generating the internal clock are:

- a) An internal relaxation oscillator
- b) Auto-select between internal relaxation oscillator and gyroscope MEMS oscillator to use the best available source

The only setting supporting specified performance in all modes is option b). It is recommended that option b) be used.

### 4.10 SENSOR DATA REGISTERS

The sensor data registers contain the latest gyroscope and temperature measurement data. They are readonly registers, and are accessed via the serial interface. Data from these registers may be read anytime.

## 4.11 FIFO

The ICG-20330 contains a 512-byte FIFO register that is accessible via the Serial Interface. The FIFO configuration register determines which data is written into the FIFO. Possible choices include gyro data and temperature readings, and FSYNC input. A FIFO counter keeps track of how many bytes of valid data are contained in the FIFO. The FIFO register supports burst reads. The interrupt function may be used to determine when new data is available.

For further information regarding the FIFO, please refer to the register map of ICG-20330.

### 4.12 INTERRUPTS

Interrupt functionality is configured via the Interrupt Configuration register. Items that are configurable include the INT pin configuration, the interrupt latching and clearing method, and triggers for the interrupt. Items that can trigger an interrupt are (1) Clock generator locked to new reference oscillator (used when switching clock sources); (2) new data is available to be read (from the FIFO and Data registers); (3) FIFO overflow. The interrupt status can be read from the Interrupt Status register.

### 4.13 DIGITAL-OUTPUT TEMPERATURE SENSOR

An on-chip temperature sensor and ADC are used to measure the ICG-20330 die temperature. The readings from the ADC can be read from the FIFO or the Sensor Data registers.

### 4.14 BIAS AND LDOS

The bias and LDO section generates the internal supply and the reference voltages and currents required by the ICG-20330. Its two inputs are an unregulated VDD and a VDDIO logic reference supply voltage. The LDO output is bypassed by a capacitor at REGOUT. For further details on the capacitor, please refer to the Bill of Materials for External Components.

### 4.15 CHARGE PUMP

An on-chip charge pump generates the high voltage required for the MEMS oscillator.

## 4.16 STANDARD POWER MODES

The following table lists the user-accessible power modes for ICG-20330.

Mode	Name	Gyro
1	Sleep Mode	Off
2	Standby Mode	Drive On

#### Table 10. Standard Power Modes for ICG-20330

#### Notes:

1. Power consumption for individual modes can be found in section 0.

## 4.17 POWER-UP SEQUENCE

When applying VDD, the power voltage ramp is detected and a power-on-reset sequence is triggered inside the component. During this phase the device starts operating and internal logic levels are defined. For proper component initialization the power-up should be performed with both CS and SCL/SPC low, ensuring that CS and SCL pins are not in an undetermined state during the VDD ramp. If starting in I<sup>2</sup>C mode (CS at logic high), power-up should be performed with SCL/SPC low. Power-up with SCL/SPC high is not a supported case and must be avoided.

It is worth noting that if the I/O pins (e.g. CS, SCL/SPC) are between  $V_{IL}$  and  $V_{IH}$  when the power-on-reset sequence is triggered, their value is undetermined and the internal logic levels may not be properly defined. It should also be noted that  $V_{IL}$  and  $V_{IH}$  are related to VDDIO and their value changes at power-up according to the applied VDDIO voltage ramp.

Power-up sequences that do not respect the conditions above may not lead to proper digital interface initialization. In this case a preliminary soft reset operation (PWR\_MGMT\_1 register set 0x81) must be performed to reset the digital interface, as soon as both VDD and VDDIO are stable at their final voltage. Since the digital interface may not be properly initialized, the device may not provide the acknowledge signal if the I<sup>2</sup>C protocol is used.

# 4.18 SENSOR INITIALIZATION AND CLOCK SOURCE SELECTION

When power-up sequence is completed (as per section 4.17), a soft reset is required to initialize the sensor and let the device select the best clock source. The soft reset must be performed by setting the register PWR\_MGMT\_1 (address 0x6B) to 0x81, prior to registers initialization.

Soft reset must be performed as first operation after the power-up sequence to ensure the proper component registers setting. Correct WHOAMI value is ensured only after the soft reset has been completed.

# 5 PROGRAMMABLE INTERRUPTS

The ICG-20330 has a programmable interrupt system which can generate an interrupt signal on the INT pin. Status flags indicate the source of an interrupt. Interrupt sources may be enabled and disabled individually.

Interrupt Name	Module
FIFO Overflow	FIFO
Data Ready	Sensor Registers

Table 11. Table of Interrupt Sources

For information regarding the interrupt enable/disable registers and flag registers, please refer to the register map of ICG-20330 in this document.



# 6 DIGITAL INTERFACE

## 6.1 I<sup>2</sup>C AND SPI SERIAL INTERFACES

The internal registers and memory of the ICG-20330 can be accessed using either I<sup>2</sup>C at 400 kHz or SPI at 7 MHz. SPI operates in four-wire mode.

Pin Number	Pin Name	Pin Description
1	VDDIO	Digital I/O supply voltage.
4	SA0 / SDO	I <sup>2</sup> C Slave Address LSB (SA0); SPI serial data output (SDO)
2	2 SCL / SPC I <sup>2</sup> C serial clock (SCL); SPI serial clock (SPC)	
3	SDA / SDI	I <sup>2</sup> C serial data (SDA); SPI serial data input (SDI)

#### Table 12. Serial Interface

#### Note:

To prevent switching into I<sup>2</sup>C mode when using SPI, the I<sup>2</sup>C interface should be disabled by setting the  $I2C_{IF_{DIS}}$  configuration bit. Setting this bit should be performed immediately after waiting for the time specified by the "Start-Up Time for Register Read/Write" in Section 6.3.

For further information regarding the *I2C\_IF\_DIS* bit, please refer to the register map of ICG-20330.

## 6.2 I<sup>2</sup>C INTERFACE

I<sup>2</sup>C is a two-wire interface comprised of the signals serial data (SDA) and serial clock (SCL). In general, the lines are open-drain and bi-directional. In a generalized I<sup>2</sup>C interface implementation, attached devices can be a master or a slave. The master device puts the slave address on the bus, and the slave device with the matching address acknowledges the master.

The ICG-20330 always operates as a slave device when communicating to the system processor, which thus acts as the master. SDA and SCL lines typically need pull-up resistors to VDD. The maximum bus speed is 400 kHz.

The slave address of the ICG-20330 is b110100X which is 7 bits long. The LSB bit of the 7-bit address is determined by the logic level on pin SA0. This allows two ICG-20330s to be connected to the same I<sup>2</sup>C bus. When used in this configuration, the address of one of the devices should be b1101000 (pin SA0 is logic low) and the address of the other should be b1101001 (pin SA0 is logic high).

## 6.3 I<sup>2</sup>C COMMUNICATIONS PROTOCOL


#### START (S) and STOP (P) Conditions

Communication on the I<sup>2</sup>C bus starts when the master puts the START condition (S) on the bus, which is defined as a HIGH-to-LOW transition of the SDA line while SCL line is HIGH (see figure below). The bus is considered to be busy until the master puts a STOP condition (P) on the bus, which is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH (see figure below).

Additionally, the bus remains busy if a repeated START (Sr) is generated instead of a STOP condition.








### Figure 8. START and STOP Conditions

#### Data Format / Acknowledge

I<sup>2</sup>C data bytes are defined to be 8 bits long. There is no restriction to the number of bytes transmitted per data transfer. Each byte transferred must be followed by an acknowledge (ACK) signal. The clock for the acknowledge signal is generated by the master, while the receiver generates the actual acknowledge signal by pulling down SDA and holding it low during the HIGH portion of the acknowledge clock pulse.

If a slave is busy and cannot transmit or receive another byte of data until some other task has been performed, it can hold SCL LOW, thus forcing the master into a wait state. Normal data transfer resumes when the slave is ready, and releases the clock line (refer to the following figure).







### Communications

After beginning communications with the START condition (S), the master sends a 7-bit slave address followed by an 8<sup>th</sup> bit, the read/write bit. The read/write bit indicates whether the master is receiving data from or is writing to the slave device. Then, the master releases the SDA line and waits for the acknowledge signal (ACK) from the slave device. Each byte transferred must be followed by an acknowledge bit. To acknowledge, the slave device pulls the SDA line LOW and keeps it LOW for the high period of the SCL line. Data transmission is always terminated by the master with a STOP condition (P), thus freeing the communications line. However, the master can generate a repeated START condition (Sr), and address another slave without first generating a STOP condition (P). A LOW to HIGH transition on the SDA line while SCL is HIGH defines the stop condition. All SDA changes should take place when SCL is low, with the exception of start and stop conditions.




Figure 10. Complete I<sup>2</sup>C Data Transfer

To write the internal ICG-20330 registers, the master transmits the start condition (S), followed by the I<sup>2</sup>C address and the write bit (0). At the 9<sup>th</sup> clock cycle (when the clock is high), the ICG-20330 acknowledges the transfer. Then the master puts the register address (RA) on the bus. After the ICG-20330 acknowledges the reception of the register address, the master puts the register data onto the bus. This is followed by the ACK signal, and data transfer may be concluded by the stop condition (P). To write multiple bytes after the last ACK signal, the master can continue outputting data rather than transmitting a stop signal. In this case, the ICG-20330 automatically increments the register address and loads the data to the appropriate register. The following figures show single and two-byte write sequences.

Single-Byte Write Sequence

Master	S	AD+W		RA		DATA		Ρ
Slave			ACK		ACK		ACK	

Burst Write Sequence

Master	S	AD+W		RA		DATA		DATA		Ρ
Slave			ACK		ACK		ACK		ACK	



To read the internal ICG-20330 registers, the master sends a start condition, followed by the I<sup>2</sup>C address and a write bit, and then the register address that is going to be read. Upon receiving the ACK signal from the ICG-20330, the master transmits a start signal followed by the slave address and read bit. As a result, the ICG-20330 sends an ACK signal and the data. The communication ends with a not acknowledge (NACK) signal and a stop bit from master. The NACK condition is defined such that the SDA line remains high at the 9<sup>th</sup> clock cycle. The following figures show single and two-byte read sequences.

#### Single-Byte Read Sequence

Master	S	AD+W		RA		S	AD+R			NACK	Ρ
Slave			ACK		ACK			ACK	DATA		

#### Burst Read Sequence

Master	S	AD+W		RA		S	AD+R			ACK		NACK	Ρ
Slave			ACK		ACK			ACK	DATA		DATA		

## 6.4 I<sup>2</sup>C TERMS

Signal	Description
S	Start Condition: SDA goes from high to low while SCL is high
AD	Slave I <sup>2</sup> C address
W	Write bit (0)
R	Read bit (1)
ACK	Acknowledge: SDA line is low while the SCL line is high at the $9^{\rm th}$ clock cycle
NACK	Not-Acknowledge: SDA line stays high at the 9 <sup>th</sup> clock cycle
RA	ICG-20330 internal register address
DATA	Transmit or received data
Р	Stop condition: SDA going from low to high while SCL is high

Table 13. I<sup>2</sup>C Terms



## 6.5 SPI INTERFACE

SPI is a 4-wire synchronous serial interface that uses two control lines and two data lines. The ICG-20330 always operates as a Slave device during standard Master-Slave SPI operation.

With respect to the Master, the Serial Clock output (SPC), the Serial Data Output (SDO) and the Serial Data Input (SDI) are shared among the Slave devices. Each SPI slave device requires its own Chip Select (CS) line from the master.

CS goes low (active) at the start of transmission and goes back high (inactive) at the end. Only one CS line is active at a time, ensuring that only one slave is selected at any given time. The CS lines of the non-selected slave devices are held high, causing their SDO lines to remain in a high-impedance (high-z) state so that they do not interfere with any active devices.

SPI Operational Features

- 1. Data is delivered MSB first and LSB last
- 2. Data is latched on the rising edge of SPC
- 3. Data should be transitioned on the falling edge of SPC
- 4. The maximum frequency of SPC is 7 MHz
- 5. SPI read and write operations are completed in 16 or more clock cycles (two or more bytes). The first byte contains the SPI Address, and the following byte(s) contain(s) the SPI data. The first bit of the first byte contains the Read/Write bit and indicates the Read (1) or Write (0) operation. The following 7 bits contain the Register Address. In cases of multiple-byte Read/Writes, data is two or more bytes:

SPI A	ddress	format
-------	--------	--------

MSB							LSB
R/W	A6	A5	A4	A3	A2	A1	A0

SPI Data format

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

6. Supports Single or Burst Read/Writes.




Figure 11. Typical SPI Master / Slave Configuration

# 7 SERIAL INTERFACE CONSIDERATIONS

# 7.1 ICG-20330 SUPPORTED INTERFACES

The ICG-20330 supports I $^2$ C communications on its serial interface.

The ICG-20330's I/O logic levels are set to be VDDIO.

The figure below depicts a sample circuit of ICG-20330. It shows the relevant logic levels and voltage connections.




Figure 12. I/O Levels and Connections



# 8 ASSEMBLY

This section provides general guidelines for assembling InvenSense Micro Electro-Mechanical Systems (MEMS) gyros packaged in LGA package.

# 8.1 ORIENTATION OF AXES

The diagram below shows the orientation of the axes of sensitivity and the polarity of rotation. Note the pin 1 identifier (•) in the figure.





Figure 13. Orientation of Axes of Sensitivity and Polarity of Rotation





# 8.2 PACKAGE DIMENSIONS

#### 16 Lead LGA (3x3x0.75) mm NiAu pad finish







		DIM	ENSIONS IN MILLIN	IETERS			
	SYMBOLS	MIN	NOM	MAX			
Total Thickness	Α	0.7	0.75	0.8			
Substrate Thickness	A1		0.105	REF			
Mold Thickness	A2		0.63	REF			
Body Size	D	2.9	3	3.1			
500 y 5120	E	2.9	3	3.1			
Lead Width	w	0.2	0.25	0.3			
Lead Length	L	0.3	0.35	0.4			
Lead Pitch	е		0.5	BSC			
Lead Count	n		16				
Edge Ball Center to Center	D1		BSC				
	E1		1	BSC			
Body Center to Contact Ball	SD			BSC			
body center to contact bail	SE			BSC			
Ball Width	b						
Ball Diameter							
Ball Opening							
Ball Pitch	e1						
Ball Count	n1						
Pre-Solder							
Package Edge Tolerance	ааа		0.1				
Mold Flatness	bbb		0.2				
Coplanarity	ddd		0.08				
Ball Offset (Package)	eee						
Ball Offset (Ball)	fff						
Lead Edge to Package Edge	М	0.01	0.06	0.11			



# 9 PART NUMBER PACKAGE MARKING

The part number package marking for ICG-20330 devices is summarized below:

Part Number	Part Number Package Marking
ICG-20330	IC2330



# **10 REFERENCE**

Please refer to "InvenSense MEMS Handling Application Note (AN-IVS-0002A-00)" for the following information:

- Manufacturing Recommendations
  - Assembly Guidelines and Recommendations
  - PCB Design Guidelines and Recommendations
  - MEMS Handling Instructions
  - ESD Considerations
  - Reflow Specification
  - Storage Specifications
  - Package Marking Specification
  - Tape & Reel Specification
  - Reel & Pizza Box Label
  - Packaging
    - o Representative Shipping Carton Label
- Compliance
  - o Environmental Compliance
  - o DRC Compliance
  - o Compliance Declaration Disclaimer





# **11 REGISTER MAP**

The following table lists the register map for the ICG-20330.

The device will come up in sleep mode upon power-up. In order to take the device out of the sleep mode set the  $PWR\_MGMT\_1[6] = 0$  in register 107 (sleep mode bit in power management register).

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Accessible in Sleep and LPA Modes?	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
00	00	SELF_TEST_X_GYRO	READ/ WRITE	Ν		XG_ST_DATA[7:0]							
01	01	SELF_TEST_Y_GYRO	READ/ WRITE	Ν		YG_ST_DATA[7:0]							
02	02	SELF_TEST_Z_GYRO	READ/ WRITE	Ν				ZG_ST_	DATA[7:0]				
04	04	XG_OFFS_TC_H	READ/ WRITE	Ν	-	-	-	-	-	-	XG_OFFS_ TC_H [9]	XG_OFFS_ TC_H [8]	
05	05	XG_OFFS_TC_L	READ/ WRITE	Ν				XG_OFFS	S_TC_L [7:0]				
07	07	YG_OFFS_TC_H	READ/ WRITE	Ν	-	-	-	-	-	-	YG_OFFS_ TC_H [9]	YG_OFFS_ TC_H [8]	
08	08	YG_OFFS_TC_L	READ/ WRITE	Ν			L	YG_OFFS	6_TC_L [7:0]	L	L	1	
0A	10	ZG_OFFS_TC_H	READ/ WRITE	Ν	-	-	-	-	-	-	ZG_OFFS_ TC_H [9]	ZG_OFFS_ TC_H [8]	
0B	11	ZG_OFFS_TC_L	READ/ WRITE	Ν	ZG_OFFS_TC_L [7:0]						1		
13	19	XG_OFFS_USRH	READ/ WRITE	Ν		X_OFFS_USR [15:8]							
14	20	XG_OFFS_USRL	READ/ WRITE	Ν	X_OFFS_USR [7:0]								
15	21	YG_OFFS_USRH	READ/ WRITE	Ν	Y_OFFS_USR [15:8]								
16	22	YG_OFFS_USRL	READ/ WRITE	Ν		Y_OFFS_USR [7:0]							
17	23	ZG_OFFS_USRH	READ/ WRITE	Ν				Z_OFFS_	_USR [15:8]				
18	24	ZG_OFFS_USRL	READ/ WRITE	Ν				Z_OFFS	_USR [7:0]				
19	25	SMPLRT_DIV	READ/ WRITE	Y				SMPLR	T_DIV[7:0]				
1A	26	CONFIG	READ/ WRITE	Ν	-	FIFO_ MODE	E	KT_SYNC_SET[2	2:0]		DLPF_CFG[2:0]		
1B	27	GYRO_CONFIG	READ/ WRITE	Ν	XG_ST	YG_ST	ZG_ST	FS_SI	EL [1:0]	-	FCHOIC	E_B[1:0]	
23	35	FIFO_EN	READ/ WRITE	Ν	TEMP _FIFO_EN	XG_FIFO_E N	YG_FIFO_E N	ZG_FIFO_E N	-	-	-	-	
36	54	FSYNC_INT	READ to CLEA R	Ν	FSYNC_IN T	-	-	-	-	-	-	-	
37	55	INT_PIN_CFG	READ/ WRITE	Y	-	INT_OPEN	LATCH _INT_EN	INT_RD _CLEAR	FSYNC_INT _LEVEL	FSYNC _INT_MOD E_EN	-	-	
38	56	INT_ENABLE	READ/ WRITE	Y		WOM_EN		FIFO _OFLOW _EN	-	GDRIVE_IN T_EN	-	DATA_RDY _INT_EN	
ЗA	58	INT_STATUS	READ to CLEA R	Ν	-	-	-	FIFO _OFLOW _INT	-	GDRIVE_IN T	-	DATA _RDY_INT	
41	65	TEMP_OUT_H	READ	Ν			1	TEMP_	OUT[15:8]	1	1	1	





Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Accessible in Sleep and LPA Modes?	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
42	66	TEMP_OUT_L	READ	Ν		TEMP_OUT[7:0]							
43	67	GYRO_XOUT_H	READ	Ν				GYRO_>	(OUT[15:8]				
44	68	GYRO_XOUT_L	READ	Ν				GYRO_	XOUT[7:0]				
45	69	GYRO_YOUT_H	READ	Ν				GYRO_Y	/OUT[15:8]				
46	70	GYRO_YOUT_L	READ	Ν		GYRO_YOUT[7:0]							
47	71	GYRO_ZOUT_H	READ	Ν		GYRO_ZOUT[15:8]							
48	72	GYRO_ZOUT_L	READ	Ν	GYRO_ZOUT[7:0]								
68	104	SIGNAL_PATH_RESET	READ/ WRITE	Ν	-	-	-	-	-	-	-	TEMP _RST	
6A	106	USER_CTRL	READ/ WRITE	Ν	-	FIFO_EN	-	I2C_IF _DIS	-	FIFO _RST	-	SIG_COND _RST	
6B	107	PWR_MGMT_1	READ/ WRITE	Y	DEVICE_ RESET	SLEEP	-	GYRO_ STANDBY	TEMP_DIS		CLKSEL[2:0]		
6C	108	PWR_MGMT_2	READ/ WRITE	Y	-	-	-	-	-	STBY_XG	STBY_YG	STBY_ZG	
72	114	FIFO_COUNTH	READ	Y		-			F	IFO_COUNT[12:	8]		
73	115	FIFO_COUNTL	READ	Y		FIFO_COUNT[7:0]							
74	116	FIFO_R_W	READ/ WRITE	Y	FIFO_DATA[7:0]								
75	117	WHO_AM_I	READ	Ν		WHOAMI[7:0]							

### Table 14. ICG-20330 Register Map

Note: Register Names ending in \_H and \_L contain the high and low bytes, respectively, of an internal register value.

In the detailed register tables that follow, register names are in capital letters, while register values are in capital letters and italicized. For example, the GYRO\_XOUT\_H register (Register 59) contains the 8 most significant bits, *GYRO\_XOUT*[15:8], of the 16-bit X-Axis Gyroscope measurement, *GYRO\_XOUT*.

The reset value is 0x00 for all registers other than the registers below, also the self-test registers contain preprogrammed values and will not be 0x00 after reset.

- Register 107 (0x01) Power Management 1
- Register 117 (0x92) WHO\_AM\_I



# **12 REGISTER DESCRIPTIONS**

This section describes the function and contents of each register within the ICG-20330.

Note: The device will come up in active mode upon power-up.

## **12.1 REGISTERS 0 TO 2 – GYROSCOPE SELF-TEST REGISTERS**

#### Register Name: SELF\_TEST\_X\_GYRO, SELF\_TEST\_Y\_GYRO, SELF\_TEST\_Z\_GYRO Type: READ/WRITE Pagister Address: 00.01.02 (Desimal): 00.01.02 (Hex)

Register Address: 00, 01, 02 (Decimal); 00, 01, 02 (Hex)

REGISTER	BIT	NAME	FUNCTION
SELF_TEST_X_GYRO	[7:0]	XG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.
SELF_TEST_Y_GYRO	[7:0]	YG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.
SELF_TEST_Z_GYRO	[7:0]	ZG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during manufacturing tests. This value is to be used to check against subsequent self-test outputs performed by the end user.

The equation to convert self-test codes in OTP to factory self-test measurement is:

$$ST_OTP = (2620/2^{FS}) * 1.01^{(ST_code-1)}$$
 (lsb)

where ST\_OTP is the value that is stored in OTP of the device, FS is the Full Scale value, and ST\_code is based on the Self-Test value (ST\_FAC) determined in InvenSense's factory final test and calculated based on the following equation:

$$ST\_code = round(\frac{\log(ST\_FAC/(2620/2^{FS}))}{\log(1.01)}) + 1$$



## **12.2** REGISTER 4 – GYROSCOPE OFFSET TEMPERATURE COMPENSATION (TC) REGISTER

Register Name: XG\_OFFS\_TC\_H Register Type: READ/WRITE Register Address: 04 (Decimal); 04 (Hex)

BIT	NAME	FUNCTION
[7:2]	-	Reserved
[1:0]	XG_OFFS_TC_H[9:8]	Bits 9 and 8 of the 10-bit offset of X gyroscope (2's complement)

## 12.3 REGISTER 5 – GYROSCOPE OFFSET TEMPERATURE COMPENSATION (TC) REGISTER

Register Name: XG\_OFFS\_TC\_L Type: READ/WRITE Register Address: 05 (Decimal); 05 (Hex)

BIT	NAME	FUNCTION
[7:0]	XG_OFFS_TC_L[7:0]]	Bits 7 to 0 of the 10-bit offset of X gyroscope (2's complement)

#### **Description:**

The temperature compensation (TC) registers are used to reduce gyro offset variation due to temperature change. The TC feature is always enabled. However, the compensation only happens when a TC coefficient is programed during factory trim which gets loaded into these registers at power up or after a *DEVICE\_RESET*. If these registers contain a value of zero, temperature compensation has no effect on the offset of the chip. The TC registers have a 10-bit magnitude and sign adjustment in all full scale modes with a resolution of 2.52 mdps/C steps.

If these registers contain a non-zero value after power up, the user may write zeros to them to see the offset values without TC with temperature variation. Note that doing so may result in offset values that exceed data sheet "Initial ZRO Tolerance" in other than normal ambient temperature (~25 °C). The TC coefficients maybe restored by the user with a power up or a *DEVICE\_RESET*.

The above description also applies to registers 7-8 and 10-11.



## 12.4 REGISTER 07 – GYROSCOPE OFFSET TEMPERATURE COMPENSATION (TC) REGISTER

Register Name: YG\_OFFS\_TC\_H Register Type: READ/WRITE Register Address: 07 (Decimal); 07 (Hex)

BIT	NAME	FUNCTION
[7:2]	-	Reserved
[1:0]	YG_OFFS_TC_H[9:8]	Bits 9 and 8 of the 10-bit offset of Y gyroscope (2's complement)

## 12.5 REGISTER 08 – GYROSCOPE OFFSET TEMPERATURE COMPENSATION (TC) REGISTER

Register Name: YG\_OFFS\_TC\_L Register Type: READ/WRITE Register Address: 08 (Decimal); 08 (Hex)

BIT	NAME	FUNCTION
[7:0]	YG_OFFS_TC_L[7:0]]	Bits 7 to 0 of the 10-bit offset of Y gyroscope (2's complement)

## 12.6 REGISTER 10 – GYROSCOPE OFFSET TEMPERATURE COMPENSATION (TC) REGISTER

Register Name: ZG\_OFFS\_TC\_H Register Type: READ/WRITE Register Address: 10 (Decimal); 0A (Hex)

BIT	NAME	FUNCTION
[7:2]	-	Reserved
[1:0]	ZG_OFFS_TC_H[9:8]	Bits 9 and 8 of the 10-bit offset of Z gyroscope (2's complement)



## 12.7 REGISTER 11 – GYROSCOPE OFFSET TEMPERATURE COMPENSATION (TC) REGISTER

Register Name: ZG\_OFFS\_TC\_L Register Type: READ/WRITE Register Address: 11 (Decimal); 0B (Hex)

BIT	NAME	FUNCTION
[7:0]	ZG_OFFS_TC_L[7:0]]	Bits 7 to 0 of the 10-bit offset of Z gyroscope (2's complement)

## 12.8 REGISTERS 19 – GYRO OFFSET ADJUSTMENT REGISTER

#### Register Name: XG\_OFFS\_USRH Register Type: READ/WRITE Register Address: 19 (Decimal); 13 (Hex)

BIT	NAME	FUNCTION
[7:0]	X_OFFS_USR[15:8]	Bits 15 to 8 of the 16-bit offset of X gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.

## **12.9 REGISTERS 20 – GYRO OFFSET ADJUSTMENT REGISTER**

#### Register Name: XG\_OFFS\_USRL Register Type: READ/WRITE Register Address: 20 (Decimal); 14 (Hex)

BIT	NAME	FUNCTION
[7:0]	X_OFFS_USR[7:0]	Bits 7 to 0 of the 16-bit offset of X gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.



## 12.10 REGISTERS 21 – GYRO OFFSET ADJUSTMENT REGISTER

Register Name: YG\_OFFS\_USRH Register Type: READ/WRITE Register Address: 21 (Decimal); 15 (Hex)

BIT	NAME	FUNCTION
[7:0]	Y_OFFS_USR[15:8]	Bits 15 to 8 of the 16-bit offset of Y gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.

## 12.11 REGISTERS 22 – GYRO OFFSET ADJUSTMENT REGISTER

### Register Name: YG\_OFFS\_USRL Register Type: READ/WRITE Register Address: 22 (Decimal); 16 (Hex)

BIT	NAME	FUNCTION
[7:0]	Y_OFFS_USR[7:0]	Bits 7 to 0 of the 16-bit offset of Y gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.

## 12.12 REGISTERS 23 – GYRO OFFSET ADJUSTMENT REGISTER

#### Register Name: ZG\_OFFS\_USRH Register Type: READ/WRITE Register Address: 23 (Decimal); 17 (Hex)

BIT	NAME	FUNCTION
[7:0]	Z_OFFS_USR[15:8]	Bits 15 to 8 of the 16-bit offset of Z gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.



## 12.13 REGISTER 24 – GYRO OFFSET ADJUSTMENT REGISTER

Register Name: ZG\_OFFS\_USRL Register Type: READ/WRITE Register Address: 24 (Decimal); 18 (Hex)

BIT	NAME	FUNCTION	
[7:0]	Z_OFFS_USR[7:0]	Bits 7 to 0 of the 16-bit offset of Z gyroscope (2's complement). This register is used to remove DC bias from the sensor output. The value in this register is added to the gyroscope sensor value before going into the sensor register.	

## **12.14 REGISTER 25 – SAMPLE RATE DIVIDER**

Register Name: SMPLRT\_DIV Register Type: READ/WRITE Register Address: 25 (Decimal); 19 (Hex)

BIT	NAME	FUNCTION	
[7:0]	SMPLRT_DIV[7:0]	Divides the internal sample rate (see register CONFIG) to generate th sample rate that controls sensor data output rate, FIFO sample rate. NOTE This register is only effective when FCHOICE_B register bits are 2'b00, an $(0 < DLPF\_CFG < 7)$ .	
		This is the update rate of the sensor register:	
		SAMPLE_RATE = INTERNAL_SAMPLE_RATE / (1 + SMPLRT_DIV)	
		Where INTERNAL_SAMPLE_RATE = 1kHz	



## 12.15 REGISTER 26 – CONFIGURATION

#### Register Name: CONFIG Register Type: READ/WRITE Register Address: 26 (Decimal); 1A (Hex)

BIT	NAME	FUNCTION			
[7]	-	Reserved.			
[6]	FIFO_MODE	When set to '1', FIFO.	, when the FIFO is fu	ll, additional writes will r	not be written to
		When set to '0', FIFO, replacing		ll, additional writes will b	be written to the
[5:3]	EXT_SYNC_SET[2:0]	Enables the FS	YNC pin data to be sa	mpled.	
			EXT_SYNC_SET	FSYNC bit location	
			0	function disabled	
			1	TEMP_OUT_L[0]	
			2	GYRO_XOUT_L[0]	
			3	GYRO_YOUT_L[0]	
			4	GYRO_ZOUT_L[0]	
		FSYNC toggles,		ort strobes. This will be or gles, but won't toggle ag ble rate strobe.	
[2:0]	DLPF_CFG[2:0]	For the DLPF to	be used, FCHOICE_	B[1:0] is 2'b00.	
		See the table be	elow.		

The DLPF is configured by  $DLPF\_CFG$ , when  $FCHOICE\_B$  [1:0] = 2b'00. The gyroscope and temperature sensor are filtered according to the value of  $DLPF\_CFG$  and  $FCHOICE\_B$  as shown in the table below.

FCHOICE_B				Gyrosco	ре		Temperature Sensor
<1>	<0>	DLPF_CFG	3-dB BW (Hz)	Noise BW (Hz)	Rate (kHz)	Delay (ms)	3-dB BW (Hz)
Х	1	Х	8173	8595.1	32	0.064	4000
1	0	Х	3281	3451.0	32	0.11	4000
0	0	0	250	306.6	8	0.97	4000
0	0	1	176	177.0	1	2.9	188
0	0	2	92	108.6	1	3.9	98
0	0	7	3281	3451.0	8	0.17	4000





## 12.16 REGISTER 27 – GYROSCOPE CONFIGURATION

Register Name: GYRO\_CONFIG Register Type: READ/WRITE Register Address: 27 (Decimal); 1B (Hex)

BIT	NAME	FUNCTION	
[7]	XG_ST	X Gyro self-test.	
[6]	YG_ST	Y Gyro self-test.	
[5]	ZG_ST	Z Gyro self-test.	
		Gyro Full Scale Select:	
		00 = ±31.25 dps	
[4:3]	FS_SEL[1:0]	01= ±62.5 dps	
		$10 = \pm 125 \text{ dps}$	
		11= ±250 dps	
[2]	-	Reserved.	
[1:0]	FCHOICE_B[1:0]	Used to bypass DLPF as shown in table 1 above.	



## **12.17 REGISTER 35 – FIFO ENABLE**

## Register Name: FIFO\_EN Register Type: READ/WRITE Register Address: 35 (Decimal); 23 (Hex)

BIT	NAME	FUNCTION
[7]	TEMP_FIFO_EN	1 – Write TEMP_OUT_H and TEMP_OUT_L to the FIFO at the sample rate; If enabled, buffering of data occurs even if data path is in standby.
		0 – Function is disabled.
[6]	XG_FIFO_EN	1 – Write GYRO_XOUT_H and GYRO_XOUT_L to the FIFO at the sample rate; If enabled, buffering of data occurs even if data path is in standby.
		0 – Function is disabled.
	YG_FIFO_EN	1 – Write GYRO_YOUT_H and GYRO_YOUT_L to the FIFO at the sample rate; If enabled, buffering of data occurs even if data path is in standby.
[5]		0 – Function is disabled.
		Note: Enabling any one of the bits corresponding to the Gyros or Temp data paths, data is buffered into the FIFO even though that data path is not enabled.
[4]	ZG_FIFO_EN	1 – Write GYRO_ZOUT_H and GYRO_ZOUT_L to the FIFO at the sample rate; If enabled, buffering of data occurs even if data path is in standby.
		0 – Function is disabled.
[3]	- Reserved.	
[2:0]	-	Reserved.



## **12.18 REGISTER 54 – FSYNC INTERRUPT STATUS**

#### Register Name: FSYNC\_INT Register Type: READ to CLEAR Register Address: 54 (Decimal); 36 (Hex)

Bľ		FUNCTION
[7]	FSYNC_INT	This bit automatically sets to 1 when a FSYNC interrupt has been generated. The bit clears to 0 after the register has been read.

## 12.19 REGISTER 55 - INT PIN / BYPASS ENABLE CONFIGURATION

Register Name: INT\_PIN\_CFG Register Type: READ/WRITE Register Address: 55 (Decimal); 37 (Hex)

BIT	NAME	FUNCTION
[7]	INT_LEVEL	1 – The logic level for INT pin is active low.
		0 – The logic level for INT pin is active high.
[6]	INT OPEN	1 – INT pin is configured as open drain.
[0]		0 – INT pin is configured as push-pull.
[5]	LATCH_INT_EN	1 – INT pin level held until interrupt status is cleared.
[0]		0 – INT pin indicates interrupt pulse's width is 50 $\mu$ s.
[4]	INT_RD_CLEAR	1 – Interrupt status is cleared if any read operation is performed.
[4]		0 – Interrupt status is cleared only by reading INT_STATUS register.
[3]	FSYNC_INT_LEVEL	1 – The logic level for the FSYNC pin as an interrupt is active low.
[0]		0 – The logic level for the FSYNC pin as an interrupt is active high.
[2]	FSYNC_INT_MODE_EN	When this bit is equal to 1, the FSYNC pin will trigger an interrupt when
[~]		it transitions to the level specified by FSYNC_INT_LEVEL. When this bit is equal to 0, the FSYNC pin is disabled from causing an interrupt.
[1]	-	Reserved.
[0]	-	Reserved.



## **12.20 REGISTER 56 – INTERRUPT ENABLE**

#### Register Name: INT\_ENABLE Register Type: READ/WRITE Register Address: 56 (Decimal); 38 (Hex)

BIT	NAME	FUNCTION
[7:5]	WOM_EN	'111' – Enable WoM interrupt.
		'000' – Disable WoM interrupt. This is the default setting.
[4]	FIFO OFLOW EN	1 – Enables a FIFO buffer overflow to generate an interrupt.
["]		0 – Function is disabled.
[3]	-	Reserved.
[2]	GDRIVE_INT_EN	Gyroscope Drive System Ready interrupt enable.
[1]	-	Reserved.
[0]	DATA_RDY_INT_EN	Data ready interrupt enable.

## **12.21 REGISTER 58 – INTERRUPT STATUS**

#### Register Name: INT\_STATUS Register Type: READ to CLEAR Register Address: 58 (Decimal); 3A (Hex)

BIT	NAME	FUNCTION
[7]	-	Reserved.
[6]	-	Reserved.
[5]	-	Reserved.
[4]	FIFO_OFLOW_INT	This bit automatically sets to 1 when a FIFO buffer overflow has been generated. The bit clears to 0 after the register has been read.
[3]	-	Reserved.
[2]	GDRIVE_INT	Gyroscope Drive System Ready interrupt.
[1]	-	Reserved.
[0]	DATA_RDY_INT	This bit automatically sets to 1 when a Data Ready interrupt is generated. The bit clears to 0 after the register has been read.



## 12.22 REGISTERS 65 AND 66 - TEMPERATURE MEASUREMENT

Register Name: TEMP\_OUT\_H Register Type: READ only Register Address: 65 (Decimal); 41 (Hex)

BIT	NAME	FUNCTION
[7:0]	TEMP_OUT[15:8]	High byte of the temperature sensor output.

#### Register Name: TEMP\_OUT\_L Register Type: READ only Register Address: 66 (Decimal); 42 (Hex)

BIT	NAME	FUNCTION	
		Low byte of the temperature sensor output.	
[7:0]	TEMP_OUT[7:0]	TEMP_degC = ((TEMP_OUT – RoomTemp_Offset)/Temp_Sensitivity) + 25degC	

## 12.23 REGISTERS 67 TO 72 – GYROSCOPE MEASUREMENTS

Register Name: GYRO\_XOUT\_H Register Type: READ only Register Address: 67 (Decimal); 43 (Hex)

BIT	NAME	FUNCTION
[7:0]	GYRO_XOUT[15:8]	High byte of the X-Axis gyroscope output.

#### Register Name: GYRO\_XOUT\_L Register Type: READ only Register Address: 68 (Decimal); 44 (Hex)

BIT	NAME	FUNCTION	
[7-0]		Low byte of the X-Axis gyroscope output.	
		GYRO_XOUT =	Gyro_Sensitivity * X_angular_rate
[7:0]	GYRO_XOUT[7:0]	Nominal	$FS_SEL = 0$
		Conditions	Gyro_Sensitivity = 131 LSB/(%)

#### Register Name: GYRO\_YOUT\_H Register Type: READ only Register Address: 69 (Decimal); 45 (Hex)

BIT	NAME	FUNCTION
[7:0]	GYRO_YOUT[15:8]	High byte of the Y-Axis gyroscope output.

#### Register Name: GYRO\_YOUT\_L Register Type: READ only Register Address: 70 (Decimal); 46 (Hex)

BIT	NAME	FUNCTION	
	GYRO_YOUT[7:0]	Low byte of the Y-Axis gyroscope output.	
[7:0]		GYRO_YOUT =	Gyro_Sensitivity * Y_angular_rate
[7.0]		Nominal	FS_SEL = 0
		Conditions	Gyro_Sensitivity = 131 LSB/(%)



## Register Name: GYRO\_ZOUT\_H Register Type: READ only Register Address: 71 (Decimal); 47 (Hex)

BIT	NAME	FUNCTION
[7:0]	GYRO_ZOUT[15:8]	High byte of the Z-Axis gyroscope output.

Register Name: GYRO\_ZOUT\_L Register Type: READ only Register Address: 72 (Decimal); 48 (Hex)

BIT	NAME	FUNCTION	
	GYRO_ZOUT[7:0]	Low byte of the Z-Axis gyroscope output.	
[7:0]		GYRO_ZOUT =	Gyro_Sensitivity * Z_angular_rate
[7:0]		Nominal Conditions	FS_SEL = 0 Gyro_Sensitivity = 131 LSB/(%)

# 12.24 REGISTER 104 – SIGNAL PATH RESET

## Register Name: SIGNAL\_PATH\_RESET Register Type: READ/WRITE Register Address: 104 (Decimal); 68 (Hex)

BIT	NAME	FUNCTION
[7:1]	-	Reserved.
[0]	TEMP RST	Reset temp digital signal path.
[0]		Note: Sensor registers are not cleared. Use SIG_COND_RST to clear sensor registers.



## 12.24 REGISTER 106 – USER CONTROL

## Register Name: USER\_CTRL Register Type: READ/WRITE Register Address: 106 (Decimal); 6A (Hex)

BIT	NAME	FUNCTION
[7]	-	Reserved.
[6]	FIFO_EN	<ul> <li>1 – Enable FIFO operation mode.</li> <li>0 – Disable FIFO access from serial interface. To disable FIFO writes by DMA, use FIFO_EN register.</li> </ul>
[5]	-	Reserved.
[4]	I2C_IF_DIS	1 – Reset I <sup>2</sup> C Slave module and put the serial interface in SPI mode only. This bit auto clears after one clock cycle of the internal 20 MHz clock.
[3]	-	Reserved.
[2]	FIFO_RST	1 – Reset FIFO module. Reset is asynchronous. This bit auto clears after one clock cycle of the internal 20 MHz clock.
[1]	-	Reserved
[0]	SIG_COND_RST	1 – Reset all gyro digital signal path and temp digital signal path. This bit also clears all the sensor registers.



## **12.25 REGISTER 107 – POWER MANAGEMENT 1**

Register Name: PWR\_MGMT\_1 Register Type: READ/WRITE Register Address: 107 (Decimal); 6B (Hex)

BIT	NAME	FUNCTI	ON	
[7]	DEVICE_RESET	1 – Reset the internal registers and restores the default settings. The bit automatically clears to 0 once the reset is done.		
[6]	SLEEP	When se	et to 1, the chip is set to sleep mode.	
[5]	-	Reserve	d.	
[4]	GYRO_STANDBY	When set, the gyro drive and pll circuitry are enabled, but the sense paths are disabled. This is a low power mode that allows quick enabling of the gyros.		
[3]	TEMP_DIS	When se	et to 1, this bit disables the temperature sensor.	
[2:0]	CLKSEL[2:0]	Code 0 1 2 3 4 5 6	Clock Source Internal 20 MHz oscillator Auto selects the best available clock source – PLL if ready, else use the Internal oscillator. Auto selects the best available clock source – PLL if ready, else use the Internal oscillator. Auto selects the best available clock source – PLL if ready, else use the Internal oscillator. Auto selects the best available clock source – PLL if ready, else use the Internal oscillator. Auto selects the best available clock source – PLL if ready, else use the Internal oscillator. Auto selects the best available clock source – PLL if ready, else use the Internal oscillator. Internal 20 MHz oscillator.	
		7	Stops the clock and keeps timing generator in reset.	

Note: The default value of CLKSEL[2:0] is 000. It is required that CLKSEL[2:0] be set to 001 to achieve full gyroscope performance.



## 12 26REGISTER 108 – POWER MANAGEMENT 2

#### Register Name: PWR\_MGMT\_2 Register Type: READ/WRITE Register Address: 108 (Decimal); 6C (Hex)

BIT	NAME	FUNCTION
[7]	- Reserved.	
[6]	-	Reserved.
[5]	-	Reserved.
[4]	-	Reserved.
[3]	-	Reserved.
[2]	STBY_XG	1 – X gyro is disabled.
		0 – X gyro is on.
[1]	STBY_YG	1 – Y gyro is disabled.
		0 – Y gyro is on.
[0]	STBY_ZG	1 – Z gyro is disabled.
[0]	0101_20	0 – Z gyro is on.

## 12.27 REGISTER 114 AND 115 – FIFO COUNT REGISTERS

#### Register Name: FIFO\_COUNTH Register Type: READ Only Register Address: 114 (Decimal); 72 (Hex)

BIT	NAME	FUNCTION
[7:5]	-	Reserved.
[4:0]	FIFO_COUNT[12:8]	High bits. Count indicates the number of written bytes in the FIFO. Reading this byte latches the data for both FIFO_COUNTH, and FIFO_COUNTL.

#### Register Name: FIFO\_COUNTL Register Type: READ Only Register Address: 115 (Decimal); 73 (Hex)

BIT	NAME	FUNCTION
[7:0]	FIFO_COUNT[7:0]	Low Bits. Count indicates the number of written bytes in the FIFO. Note: Must read FIFO_COUNTH to latch new data for both FIFO_COUNTH and FIFO_COUNTL.



## 12.28 REGISTER 116 – FIFO READ WRITE

Register Name: FIFO\_R\_W Register Type: READ/WRITE Register Address: 116 (Decimal); 74 (Hex)

BIT	NAME	FUNCTION
[7:0]	FIFO_DATA[7:0]	Read/Write command provides Read or Write operation for the FIFO.

#### **Description:**

This register is used to read and write data from the FIFO buffer.

Data is written to the FIFO in order of register number (from lowest to highest). If all the FIFO enable flags (see below) are enabled, the contents of registers 59 through 72 will be written in order at the Sample Rate.

The contents of the sensor data registers (Registers 59 to 72) are written into the FIFO buffer when their corresponding FIFO enable flags are set to 1 in FIFO\_EN (Register 35).

If the FIFO buffer has overflowed, the status bit *FIFO\_OFLOW\_INT* is automatically set to 1. This bit is located in INT\_STATUS (Register 58). When the FIFO buffer has overflowed, the oldest data will be lost and new data will be written to the FIFO unless register 26 CONFIG, bit[6] FIFO\_MODE = 1.

If the FIFO buffer is empty, reading register FIFO\_DATA will return a unique value of 0xFF until new data is available. Normal data is precluded from ever indicating 0xFF, so 0xFF gives a trustworthy indication of FIFO empty.

#### **12.29 REGISTER 117 – WHO AM I**

#### Register Name: WHO\_AM\_I Register Type: READ only Register Address: 117 (Decimal); 75 (Hex)

BIT	NAME	FUNCTION
[7:0]	WHOAMI	Register to indicate to user which device is being accessed.

This register is used to verify the identity of the device. The contents of *WHOAMI* is an 8-bit device ID. The default value of the register is 0x92. This is different from the I<sup>2</sup>C address of the device as seen on the slave I<sup>2</sup>C controller by the applications processor. The I<sup>2</sup>C address of the ICG-20330 is 0x68 or 0x69 depending upon the value driven on AD0 pin.



# **13 REVISION HISTORY**

REVISION DATE	REVISION	DESCRIPTION
06/15/2016	1.0	Initial Release
03/18/2021	1.1	Added Note on page 16; Added Sections 4.17 and 4.18



This information furnished by InvenSense, Inc. ("InvenSense") is believed to be accurate and reliable. However, no responsibility is assumed by InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

©2021 InvenSense. All rights reserved. InvenSense, MotionTracking, MotionProcessing, MotionProcessor, MotionFusion, MotionApps, DMP, AAR, and the InvenSense logo are trademarks of InvenSense, Inc. The TDK logo is a trademark of TDK Corporation. Other company and product names may be trademarks of the respective companies with which they are associated.

