Constant Voltage / Constant Current Secondary-Side Controller

Description

The NCS1002 is a highly integrated solution for Switching Mode Power Supply (SMPS) applications requiring a dual control loop to perform Constant Voltage (CV) and Constant Current (CC) regulation. The NCS1002 integrates a 2.5 V voltage reference and two precision op amps. The voltage reference, along with Op Amp 1, is the core of the voltage control-loop. Op Amp 2 is an independent, uncommitted amplifier specifically designed for the current control. Key external components needed to complete the two control loops are: (a) A resistor divider that senses the output of the power supply (battery charger) and fixes the voltage regulation set point at the specified value. (b) A sense resistor that feeds the current sensing circuit with a voltage proportional to the DC output current. This resistor determines the current regulation set point and must be adequately rated in terms of power dissipation. The NCS1002 comes in a small 8-pin SOIC package and is ideal for space-shrunk applications such as battery chargers.

Features

- Low Input Offset Voltage: 0.5 mV, Typ
- Input Common-Mode Range includes Ground
- Low Quiescent Current: 300 μ A per Op Amp at V_{CC} = 5 V
- Large Output Voltage Swing
- Wide Power Supply Range: 3 V to 32 V
- High ESD Protection: 2 kV
- These are Pb-Free Devices


Typical Applications


- Battery Chargers
- Switch Mode Power Supplies




ON Semiconductor®

http://onsemi.com







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply Voltage (V _{CC} to GND)	V _{CC}	36	V
Differential Input Voltage	V _{id}	36	V
Input Voltage	Vi	–0.3 to +36	V
ESD Protection Voltage at Pin Human Body Model	V _{ESD}	2000	V
Maximum Junction Temperature	TJ	150	°C
Specification Temperature Range (T _{min} to T _{max})	T _A	-40 to +105	°C
Operating Free-Air Temperature Range	T _{oper}	-55 to +125	°C
Storage Temperature Range	T _{stg}	–55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL CHARACTERISTICS

Parameter		Symbol	Rating	Unit
Thermal Resistance	Junction-to-Ambient	$R_{\theta JA}$	175	°C/W

ELECTRICAL CHARACTERISTICS

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
Icc	Total Supply Current, excluding current in the Voltagioad; –40 $\leq T_A \leq$ +105°C	ge Reference V _{CC} = 5 V, no		0.3	0.4	mA
I _{CC}	Total Supply Current, excluding Current in the Voltage Reference V_{CC} = 30 V, no load; –40 $\leq~T_A~\leq~+105^\circ C$				0.75	mA

OP AMP 1 (OP AMP WITH NONINVERTING INPUT CONNECTED TO THE INTERNAL V_{ref}) (V $_{CC}$ = 5 V, T $_A$ = 25°C unless otherwise noted)

V _{IO}	Input Offset Voltage	$T_A = 25^{\circ}C$			2.0	mV
		$-40 \le T_A \le +105^{\circ}C$			3.0	mV
DV _{IO}	Input Offset Voltage Drift (-40 $\leq T_A \leq +105^{\circ}C$)			7.0		μV/°C
I _{IB}	Input Bias Current (Inverting Input Only) $T_A = 25^{\circ}C$			20		nA
AVD	Large Signal Voltage Gain (V_{CC} = 15 V, R_L = 2 k\Omega, V_{ICM} = 0 V)			100		V/mV
PSRR	Power Supply Rejection (V _{CC} = 5.0 V to 30 V, V _{OUT}	- = 2 V)	80	100		dB
ISOURCE	Output Source Current (V _{CC} = 15 V, V _{OUT} = 2.0 V, V _{id} = 1 V)		20	40		mA
Ι _Ο	Short Circuit to GND (V _{CC} = 15 V)			40	60	mA
I _{SINK}	Output Current Sink (V _{id} = -1 V)	V _{CC} = +15 V, V _{OUT} = 0.2 V (Note 1)	1	10		mA
		V _{CC} = +15 V, V _{OUT} = 2 V	10	20		mA
V _{OH}	Output Voltage Swing, High (V _{CC} = 30 V)	$R_L = 2 k\Omega, T_A = 25^{\circ}C$	26	27		V
		$-40 \le T_A \le +105^{\circ}C$	26			
		$R_L = 10 \text{ k}\Omega, T_A = 25^{\circ}C$	27	28		
		$-40 \le T_A \le +105^{\circ}C$	27			
V _{OL}	Output Voltage Swing, Low	R_L = 10 kΩ, T_A = 25°C		5.0	50	mV
		$-40 \le T_A \le +105^{\circ}C$			50	
SR	Slew Rate (AV = +1, V _i = 0.5 V to 2 V, V _{CC} = 15 V, R _L = 2 k Ω , C _L = 100 pF)		0.2	0.4		V/μs
GBP	Gain Bandwidth Product (V _{CC} = 30 V, AV = +1, (Note 1) R _L = 2 k Ω , C _L = 100 pF, f = 100 kHz, V _{IN} = 10 mV _{PP})		0.5	0.9		MHz
THD	Total Harmonic Distortion (f = 1 kHz, AV = 10, R _L = 2 k Ω , V _{CC} = 30 V, V _{OUT} = 2 V _{PP})			0.08		%

OP AMP 2 (INDEPENDENT OP AMP) ($V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ unless otherwise noted)

V _{IO}	Input Offset Voltage	$T_A = 25^{\circ}C$		0.5	2.0	mV
		$-40 \le T_A \le +105^{\circ}C$			3.0	
DVIO	Input Offset Voltage Drift (-40 $\leq T_A \leq +105^{\circ}C$)			7.0		μV/°C
I _{IO}	Input Offset Current	T _A = 25°C		2.0	75	nA
		$-40 \le T_A \le +105^{\circ}C$			150	
Ι _Β	Input Bias Current	$T_A = 25^{\circ}C$		20	150	nA
		$-40 \le T_A \le +105^{\circ}C$			200	
AVD	Large Signal Voltage Gain ($V_{CC} = 15 \text{ V}$,	$T_A = 25^{\circ}C$	50	100		V/mV
	$R_L = 2 k\Omega, V_{OUT} = 1.4 V \text{ to } 11.4 V$	$-40 \le T_A \le +105^{\circ}C$	25			
PSRR	Power Supply Rejection (V _{CC} = 5 V to 30 V)		65	100		dB

1. Guaranteed by design and/or characterization.


ELECTRICAL CHARACTERISTICS (continued)


Symbol	Characteristics	Conditions	Min	Тур	Max	Unit	
OP AMP 2 (INDEPENDENT OP AMP) (continued) (V_{CC} = 5.0 V, T_A = 25°C unless otherwise noted)							
V _{ICM}	Input Common Mode Voltage Range (Note 2) (V _{CC} = +30 V)	$T_A = 25^{\circ}C$	0		V _{CC} - 1.5	V	
		$-40 \le T_A \le +105^{\circ}C$	0		V _{CC} - 2.0		
CMRR	Common Mode Rejection Ratio (Note 4)	0 to V _{CC} – 1.7 V, T _A = 25°C	70	85		dB	
		0 to V _{CC} - 2.2 V -40 \leq T _A \leq +105°C	60				
ISOURCE	Output Current Source (V _{CC} = 15 V, V _{OUT} = 2 V, V	ID = +1 V)	20	40		mA	
Ι _Ο	Short-Circuit to GND (V _{CC} = 15 V)			40	60	mA	
I _{SINK}	Output Current Sink (V _{ID} = -1 V)	V_{CC} = +15 V, V_{OUT} = 0.2 V	1	10		mA	
		V _{CC} = +15 V, V _{OUT} = 2 V	10	20		mA	
V _{OH}	Output Voltage Swing, High (V_{CC} = 30 V)	$R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}C$	26	27		V	
		$-40 \le T_A \le +105^{\circ}C$	26				
		R_L = 10 kΩ, T_A = 25°C	27	28			
		$-40 \le T_A \le +105^{\circ}C$	27				
V _{OL}	Output Voltage Swing, Low	R_L = 10 kΩ, T_A = 25°C		5.0	50	mV	
		$-40 \le T_A \le +105^{\circ}C$			50		
SR	Slew Rate (AV = +1, V_i = 0.5 V to 3 V, V_{CC} = 15 V,	R_L = 2 kΩ, C_L = 100 pF)	0.2	0.4		V/μs	
GBP	Gain Bandwidth Product (V _{CC} = 30 V, AV = +1, R _L = 2 k Ω , C _L = 100 pF, f = 100 kHz, V _{IN} = 10 mV _{PP}) (Note 4)		0.5	0.9		MHz	
THD	Total Harmonic Distortion (f = 1 kHz, AV = 10, R _L = 2 k Ω , V _{CC} = 30 V, V _{OUT} = 2 V _{PP})			0.08		%	
e _{noise}	Equivalent Input Noise Voltage (f = 1 kHz, R _S = 10	0 Ω, V _{CC} = 30 V)		50		nV/√Hz	


VOLTAGE REFERENCE

۱ _K	Cathode Current		0.075		100	mA
V _{ref}	Reference Voltage (I _K = 1 mA) $T_A = 25^{\circ}C$		2.49	2.5	2.51	V
		$-40 \le T_A \le +105^{\circ}C$	2.48	2.5	2.52	
ΔV_{ref}	Reference Deviation over Temperature (V_{KA} = V_{ref}, I_K = 10 mA, –40 $\leq T_A \leq$ +105°C) (Note 4)			7.0	30	mV
I _{min}	Minimum Cathode Current for Regulation (V _{KA} \geq 2.45 V _f)			40	75	μA
I ZKA I	Dynamic Impedance (Note 3) (V _{KA} = V _{ref} , I _K = 1 mA to 100 mA, f < 1 kHz)			0.2	0.5	Ω

The input common-mode voltage of either input signal should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode range is V_{CC} - 1.5 V. Both inputs can go to V_{CC} + 0.3 V without damage.
The Dynamic Impedance is defined as I ZKA I = ΔV_{KA} / ΔI_K.
Guaranteed by design and/or characterization.










Figure 1. AC Adapter Application

ORDERING INFORMATION

Device	Package	Shipping [†]
NCS1002DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PAGE 1 OF 2				
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on hcidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: SOIC-8 NB PAGE 2 O					
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative