RT8065

## 3A, 2MHz, Synchronous Step-Down Converter

## General Description

The RT8065 is a simple, easy-to-use current mode controlled 3A synchronous step-down DC-DC converter with an input supply voltage range from 2.7 V to 5.5 V . The device built-in an accurate 0.8 V reference voltage and integrates low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ power MOSFETs to achieve high efficiency in both WDFN-8L $3 \times 3$ and SOP-8 (Exposed Pad) packages.

The RT8065 operates in automatic PSM that maintains high efficiency during light load operation. The device features cycle-by-cycle current-limit protection to prevent the device from the catastrophic damage in output short circuit, over-current or inductor saturation. Adjustable softstart function prevents inrush current during start-up. The device also features input under-voltage lockout, output under-voltage protection, and over-temperature protection to provide safe and smooth operation in all operating conditions.

Ordering Information RT8065口

—Package Type<br>SP : SOP-8 (Exposed Pad-Option 2)<br>QW : WDFN-8L 3x3 (W-Type)<br>_Lead Plating System<br>Z : ECO (Ecological Element with Halogen Free and Pb free)

Note :
Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb -free soldering processes.


## Features

- Input Voltage Range from 2.7V to 5.5 V
- Integrated $120 \mathrm{~m} \Omega$ and $80 \mathrm{~m} \Omega$ FETs
- 100\% Duty Cycle for Lowest Dropout
- Power Saving Mode for Light Loads
- Adjustable Frequency : 200 kHz to 2 MHz
- 0.8V Reference Allows Low Output Voltage
- Enable Function
- External Soft-Start
- Power Good Function
- Input Under-Voltage Lockout Protection
- Output Under-Voltage Protection
- Over-Temperature Protection
- RoHS Compliant and Halogen Free


## Applications

- LCDTVs and Monitors
- Notebook Computers
- Distributed Power Systems
- IP Phones
- Digital Cameras


## Marking Information

RT8065ZSP

```
RT8065
ZSPYMDNN
\bullet
```

RT8065ZSP : Product Number YMDNN : Date Code

RT8065ZQW


29 : Product Code
YMDNN : Date Code

## Pin Configuration

(TOP VIEW)


SOP-8 (Exposed Pad)


WDFN-8L $3 \times 3$

## Typical Application Circuit



Table 1. Recommended Components Selection for $\mathrm{f}_{\mathrm{sw}}=1 \mathrm{MHz}$

| V ${ }_{\text {OUT }}(\mathrm{V}$ ) | R1 (k $)^{\text {) }}$ | R2 (k $)^{\text {) }}$ | RCOMP (k ${ }^{\text {( }}$ ) | $\mathrm{C}_{\text {comp ( }}(\mathrm{pF})$ | L ( $\mu \mathrm{H}$ ) | Cout ( $\mu \mathrm{F}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | 75 | 24 | 33 | 560 | 2 | 22 |
| 2.5 | 51 | 24 | 22 | 560 | 2 | 22 |
| 1.8 | 30 | 24 | 15 | 560 | 1.5 | 22 |
| 1.5 | 21 | 24 | 13 | 560 | 1.5 | 22 |
| 1.2 | 12 | 24 | 11 | 560 | 1.5 | 22 |
| 1 | 6 | 24 | 8.2 | 560 | 1.5 | 22 |

Note:
Considering the effective capacitance de-rated with biased voltage level and size, the Cout component needs satisfy the effective capacitance at least $15 \mu \mathrm{~F}$ or above at targeted output level for stable and normal operation.

Functional Pin Description

| Pin No. |  | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: |
| SOP-8 <br> (Exposed Pad) | WDFN-8L 3x3 |  |  |
| 1 | 1 | COMP | Compensation node. Connect external compensation elements to this pin to stabilize the control loop. |
| 2 | 2 | SS | Soft-start capacitor connection node. Connect an external capacitor between this pin and ground to set the soft-start time. |
| 3 | 3 | EN | Enable control input. Connect this pin to logic high enables the device and connect this pin to ground disables the device. |
| 4 | 4 | VIN | Power input. Connect input capacitors between this pin and PGND. It is recommended to use a $10 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 0805$ and a $0.1 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}$ capacitors. |
| 5 | 5 | LX | Switch node between the internal switch and the synchronous rectifier. Connect this pin to the inductor. |
| 6 | 6 | RT | Oscillator Resistor Input. Connect a resistor from this pin to GND sets the switching frequency. |
| 7 | 7 | FB | Feedback voltage input. Connect this pin to the midpoint of the external feedback resistive divider to set the output voltage of the converter to the desired regulation level. The device regulates the FB voltage at a feedback reference voltage, typically 0.8 V . |
| 8 | 8 | PGOOD | Power Good Indicator. This pin is an open drain logic output that is pulled to ground when the output voltage is not within $\pm 12.5 \%$ of regulation point. |
| 9 (Exposed Pad) | 9 (Exposed Pad) | GND | GND exposed pad. The exposed pad is internally connected with GND and must be soldered to a large GND plane. Connect this GND plane to other layers with thermal vias to help dissipate heat from the device. |

## Functional Block Diagram


Absolute Maximum Ratings (Note 1)

- Supply Input Voltage, VIN ..... -0.3 V to 6 V
- LX Pin Switch Voltage ..... -0.3 V to 6 V
<10ns ..... -2.5 V to 8.5 V
- Other I/O Pin Voltages ..... -0.3 V to 6 V
- Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
SOP-8 (Exposed Pad) ..... 1.333W
WDFN-8L $3 \times 3$ ..... 1.429 W
-Package Thermal Resistance (Note 2)
SOP-8 (Exposed Pad), $\theta_{\mathrm{JA}}$ ..... $75^{\circ} \mathrm{C} / \mathrm{W}$
SOP-8 (Exposed Pad), OJc ..... $15^{\circ} \mathrm{C} / \mathrm{W}$
WDFN-8L $3 \times 3$, $\theta_{\mathrm{JA}}$ ..... $70^{\circ} \mathrm{C} / \mathrm{W}$
WDFN-8L 3x3, $\theta_{\mathrm{Jc}}$ ..... $8.2^{\circ} \mathrm{C} / \mathrm{W}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Lead Temperature (Soldering, 10 sec .) ..... $260^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$- ESD Susceptibility (Note 3)HBM (Human Body Model)2kV
Recommended Operating Conditions ..... (Note 4)
- Supply Input Voltage, VIN ..... 2.7 V to 5.5 V
- Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Ambient Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Electrical Characteristics

( $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter |  | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN Supply Input Operating Voltage |  | VIN |  | 2.7 | -- | 5.5 | V |
| Feedback Reference Voltage |  | $V_{\text {REF }}$ |  | 0.784 | 0.8 | 0.816 | V |
| Supply Current (Quiescent) |  | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.78 \mathrm{~V}$, Not Switching | -- | 460 | -- | A |
| Supply Current (Shutdown) |  | ISHDN | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | -- | -- | 10 | $\mu \mathrm{A}$ |
| Error Amplifier <br> Trans-conductance |  | gm |  | -- | 400 | -- | $\mu \mathrm{A} / \mathrm{V}$ |
| Current Sense Trans-resistance |  | RT |  | -- | 0.3 | -- | $\Omega$ |
| Switching Frequency |  |  | $\mathrm{R}_{\mathrm{RT}}=330 \mathrm{k} \Omega$ | 0.8 | 1 | 1.2 | $z$ |
| Switching Frequency Range |  |  |  | 0.2 | -- | 2 | Mz |
| EN Input Voltage | Logic-High | $\mathrm{V}_{\mathrm{IH}}$ | Enable high-level input voltage | 1.6 | -- | -- | V |
|  | Logic-Low | VIL | Enable low-level input voltage | -- | -- | 0.4 |  |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch On-Resistance, High | RDS(ON)_P | $\mathrm{LLX}=0.5 \mathrm{~A}$ | -- | 120 | 180 | $\mathrm{m} \Omega$ |
| Switch On-Resistance, Low | RDS(ON)_N | $\mathrm{LLX}=0.5 \mathrm{~A}$ | -- | 80 | 120 | $\mathrm{m} \Omega$ |
| Peak Current Limit | lıim |  | 3.6 | 4.5 | -- | A |
| Under-Voltage Lockout Threshold |  | VIN Rising | -- | 2.4 | -- | V |
|  |  | VIN Falling | -- | 2.2 | -- |  |
| Soft-Start Period | tss | $C_{S S}=10 \mathrm{nF}$ | -- | 800 | -- | $\mu \mathrm{s}$ |
| Power Good High Threshold |  | $\mathrm{V}_{\text {FB }}$ rising, PGOOD goes high | -- | 87.5 | -- | \%Vout |

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
Note 2. $\theta_{\mathrm{JA}}$ is measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. $\theta_{\mathrm{Jc}}$ is measured at the exposed pad of the package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

Typical Operating Characteristics



Load Transient Response


Switching


Enable Voltage vs. Temperature


Load Transient Response




Power On from EN


Power Off from $\mathrm{V}_{\mathrm{IN}}$


Power Off from EN


## Application Information

The basic IC application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {out }}$.

## Main Control Loop

During normal operation, the internal upper power switch (P-MOSFET) is turned on at the beginning of each clock cycle. Current in the inductor increases until the peak inductor current reaches the value defined by the output voltage ( $\mathrm{V}_{\text {сомр }}$ ) of the error amplifier. The error amplifier adjusts its output voltage by comparing the feedback signal from a resistive voltage-divider on the FB pin with an internal 0.8 V reference. When the load current increases, it causes a reduction in the feedback voltage relative to the reference. The error amplifier increases its output voltage until the average inductor current matches the new load current. When the upper power MOSFET shuts off, the lower synchronous power switch (N-MOSFET) turns on until the beginning of the next clock cycle.

## Output Voltage Setting

The output voltage is set by an external resistive voltage divider according to the following equation :
$\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{REF}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)$
where $\mathrm{V}_{\text {REF }}$ equals to 0.8 V typical.
The resistive voltage divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 1


Figure 1. Setting the Output Voltage

## Soft-Start

The RT8065 provides adjustable soft-start function. The soft-start function is used to prevent large inrush current while converter is being powered-up. For the RT8065, the soft-start timing can be programmed by the external capacitor $\mathrm{C}_{\text {ss }}$ between SS pin and ground. An internal current source $I_{S S}(10 \mu \mathrm{~A})$ charges an external capacitor to build a soft-start ramp voltage. The $\mathrm{V}_{\mathrm{FB}}$ will track the internal ramp voltage during soft-start interval. The typical soft-start time is that Vout rises from zero to $90 \%$ of setting value and can be calculated by the equation below :

$$
t_{S S}=C_{S S} \times \frac{0.8}{I_{S S}}
$$

## Power Good Output

The power good output is an open-drain output and requires a pull up resistor. When the output voltage is $12.5 \%$ above or $12.5 \%$ below its set voltage, PGOOD will be pulled low. It is held low until the output voltage returns to within the allowed tolerances once more. During soft-start, PGOOD is actively held low and is only allowed to transition high when soft-start is over and the output voltage reaches $87.5 \%$ of its set voltage.

## Switching Frequency Setting

The RT8065 offers adjustable switching frequency setting and the switching frequency can be set by using external resistor RT. Switching frequency range is from 200 kHz to 2 MHz . Selection of the operating frequency is a tradeoff between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge and transition losses, but requires larger inductance values and capacitance to maintain low output ripple voltage. An additional constraint on operating frequency are the minimum on-time and minimum off-time. The minimum on-time, $\mathrm{t}_{\mathrm{ON} \text { _min }}$, is the smallest duration of time in which the high-side switch can be in its "on" state. This time is 90ns (typically). In continuous mode operation, the minimum on-time limit imposes a maximum operating frequency, fsw_max, of :
$\mathrm{f}_{\text {SW_max }}=$ Vout $/($ ton_min X VIN_max)
where $\mathrm{V}_{\text {IN_MAX }}$ is the maximum operating input voltage. Through external resistor RT connect between RT pin and ground to set the switching frequency $f_{s w}$. The equation below shows the relation between setting frequency and RT value.

The switching frequency vs $R_{R T}$ value can be short with the formula below :
$\mathrm{f}_{\mathrm{sw}}(\mathrm{MHz})=\mathrm{K} \times 0.9 / \mathrm{R}_{\mathrm{RT}}(\mathrm{k} \Omega)$
where $\mathrm{K}=3.67 \times 10^{5}$
Note that the variation of $\mathrm{f}_{\mathrm{sw}}$ is $\pm 15 \%$.


Figure 2. Switching Frequency vs. RT Resistor

## Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current, $\Delta \mathrm{I}_{\mathrm{L}}$, increases with higher $\mathrm{V}_{\mathbb{I N}}$ and decreases with higher inductance.
$\Delta_{\mathrm{L}}=\left[\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{f} \times \mathrm{L}}\right] \times\left[1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{V}_{\mathrm{IN}}}\right]$
Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. Highest efficiency operation is achieved by reducing ripple current at low frequency, but attaining this goal requires a large inductor.

For the ripple current selection, the value of $\Delta \mathrm{I}_{\mathrm{L}}=0.4\left(\mathrm{I}_{\mathrm{MAX}}\right)$ is a reasonable starting point. The largest ripple current occurs at the highest $\mathrm{V}_{\mathrm{IN}}$. To guarantee that the ripple current stays below a specified maximum value, the
inductor value needs to be chosen according to the following equation :
$L=\left[\frac{V_{\text {OUT }}}{f \times \Delta I_{\mathrm{L}(\mathrm{MAX})}}\right] \times\left[1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}}\right]$

## Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $V_{I N}$ large enough to damage the part.

## Slope Compensation and Peak Inductor Current

Slope compensation provides stability in constant frequency architectures by preventing sub- harmonic oscillations at duty cycles greater than $50 \%$. It is accomplished internally by adding a compensating ramp to the inductor current signal. Normally, the peak inductor current is reduced when slope compensation is added. For the IC, however, separated inductor current signal is used to monitor over current condition, so the maximum output current stays relatively constant regardless of the duty cycle.

## Hiccup Mode Under-Voltage Protection

A Hiccup Mode under-voltage protection (UVP) function is provided for the IC. When the FB voltage drops below half of the feedback reference voltage, $\mathrm{V}_{\mathrm{FB}}$, the UVP function is triggered to auto re-soft-start the power stage until this event is cleared. The Hiccup Mode UVP reduces the input current in short circuit conditions, but will not be triggered during soft-start process.

## Under-Voltage Lockout Threshold

The RT8065 includes an input under-voltage lockout protection (UVLO) function. If the input voltage exceeds
the UVLO rising threshold voltage, the converter will reset and prepare the PWM for operation. However, if the input voltage falls below the UVLO falling threshold voltage during normal operation, the device will stop switching. The UVLO rising and falling threshold voltage has a hysteresis to prevent noise-caused reset.

## Over-Temperature Protection

The RT8065 includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds a thermal shutdown threshold $\mathrm{T}_{\mathrm{SD}}\left(150^{\circ} \mathrm{C}\right)$. Once the junction temperature cools down by a thermal shutdown hysteresis ( $\Delta \mathrm{T}_{S D}=20^{\circ} \mathrm{C}$ ), the IC will resume normal operation with a complete softstart.

## Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :
$P_{D(\operatorname{MAX})}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}$
where $T_{J(M A X)}$ is the maximum junction temperature, $T_{A}$ is the ambient temperature, and $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is $125^{\circ} \mathrm{C}$. The junction to ambient thermal resistance, $\theta_{\mathrm{JA}}$, is layout dependent. For SOP-8 (Exposed Pad) packages, the thermal resistance, $\theta_{\mathrm{JA}}$, is $75^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-8L $3 \times 3$ packages, the thermal resistance, $\theta_{\mathrm{JA}}$, is $70^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by the following formulas :
$P_{D(\operatorname{MAX})}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(75^{\circ} \mathrm{C} / \mathrm{W}\right)=1.333 \mathrm{~W}$ for SOP-8 (Exposed Pad) package.
$P_{D(\operatorname{MAX})}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(70^{\circ} \mathrm{C} / \mathrm{W}\right)=1.429 \mathrm{~W}$ for

WDFN-8L 3x3 package.
The maximum power dissipation depends on the operating ambient temperature for fixed $\mathrm{T}_{J(\mathrm{MAX})}$ and thermal resistance, $\theta_{\mathrm{JA}}$. The derating curves in Figure 3 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 3. Derating Curve of Maximum Power Dissipation

## Layout Considerations

Follow the PCB layout guidelines for optimal performance of the IC.

- Connect the terminal of the input capacitor(s), $\mathrm{C}_{\mathrm{IN}}$, as close to the VIN pin as possible. This capacitor provides the AC current into the internal power MOSFETs.
- LX node experiences high frequency voltage swings so should be kept within a small area.
- Keep all sensitive small signal nodes away from the LX node to prevent stray capacitive noise pick up.
- Connect the FB pin directly to the feedback resistors. The resistive voltage-divider must be connected between Vout and GND.


Place the input and output capacitors as close to the IC as possible.


Figure 4. PCB Layout Guide

## Outline Dimension



| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 4.801 | 5.004 | 0.189 | 0.197 |
| B | 3.810 | 4.000 | 0.150 | 0.157 |
| C | 1.346 | 1.753 | 0.053 | 0.069 |
| D | 0.330 | 0.510 | 0.013 | 0.020 |
| F | 1.194 | 1.346 | 0.047 | 0.053 |
| H | 0.170 | 0.254 | 0.007 | 0.010 |
| I | 0.000 | 0.152 | 0.000 | 0.006 |
| J | 5.791 | 6.200 | 0.228 | 0.244 |
| M | 0.406 | 1.270 | 0.016 | 0.050 |
| Option 1 | X | 2.000 | 2.300 | 0.079 |
|  | Y | 2.000 | 2.300 | 0.079 |
| Option 2 | X | 2.100 | 2.500 | 0.083 |
|  | Y | 3.000 | 3.500 | 0.118 |

8-Lead SOP (Exposed Pad) Plastic Package



## DETAILA

Pin \#1 ID and Tie Bar Mark Options

Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |
| b | 0.200 | 0.300 | 0.008 | 0.012 |  |  |  |
| D | 2.950 | 3.050 | 0.116 | 0.120 |  |  |  |
| D2 | 2.100 | 2.350 | 0.083 | 0.093 |  |  |  |
| E | 2.950 | 3.050 | 0.116 | 0.120 |  |  |  |
| E2 | 1.350 | 1.600 | 0.053 | 0.063 |  |  |  |
| e | 0.650 |  |  |  |  |  | 0.026 |
| L | 0.425 | 0.525 | 0.017 | 0.021 |  |  |  |

W-Type 8L DFN 3x3 Package

## Richtek Technology Corporation

14F, No. 8, Tai Yuen $1^{\text {st }}$ Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

