

## Power MOSFET



### FEATURES

- Dynamic dv/dt rating
- Repetitive avalanche rated
- For automatic Insertion
- End stackable
- P-channel
- 175 °C operating temperature
- Fast switching
- Material categorization: for definitions of compliance please see [www.vishay.com/doc?99912](http://www.vishay.com/doc?99912)


**RoHS**  
COMPLIANT

### PRODUCT SUMMARY

$V_{DS}$ (V)	-100	
$R_{DS(on)}$ ( $\Omega$ )	$V_{GS} = -10$ V	0.60
$Q_g$ max. (nC)	18	
$Q_{gs}$ (nC)	3.0	
$Q_{gd}$ (nC)	9.0	
Configuration	Single	

### DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 W.

### ORDERING INFORMATION

Package	HVMDIP
Lead (Pb)-free	IRFD9120PbF

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-source voltage	$V_{DS}$	-100	V
Gate-source voltage	$V_{GS}$	$\pm 20$	
Continuous drain current	$I_D$	$T_A = 25$ °C	-1.0
		$T_A = 100$ °C	-0.70
Pulsed drain current <sup>a</sup>	$I_{DM}$	-8.0	A
Linear derating factor		0.0083	W/°C
Single pulse avalanche energy <sup>b</sup>	$E_{AS}$	140	mJ
Repetitive avalanche current <sup>a</sup>	$I_{AR}$	-1.0	A
Repetitive avalanche energy <sup>a</sup>	$E_{AR}$	0.13	mJ
Maximum power dissipation	$P_D$	1.3	W
Peak diode recovery dv/dt <sup>c</sup>	dv/dt	-5.5	V/ns
Operating junction and storage temperature range	$T_J, T_{stg}$	-55 to +175	°C
Soldering rRecommendations (peak temperature) <sup>d</sup>	For 10 s	300	

#### Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- $V_{DD} = -25$  V, starting  $T_J = 25$  °C,  $L = 52$  mH,  $R_g = 25$   $\Omega$ ,  $I_{AS} = -2.0$  A (see fig. 12)
- $I_{SD} \leq -6.8$  A,  $di/dt \leq 110$  A/ $\mu$ s,  $V_{DD} \leq V_{DS}$ ,  $T_J \leq 175$  °C
- 1.6 mm from case







THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction-to-ambient	R <sub>thJA</sub>	-	120	°C/W

SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
<b>Static</b>							
Drain-source breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA		-100	-	-	V
V <sub>DS</sub> temperature coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference to 25 °C, I <sub>D</sub> = -1 mA		-	-0.10	-	V/°C
Gate-source threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA		-2.0	-	-4.0	V
Gate-source leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = -100 V, V <sub>GS</sub> = 0 V		-	-	-100	μA
		V <sub>DS</sub> = -80 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 150 °C		-	-	-500	
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -0.6 A <sup>b</sup>	-	-	0.60	Ω
Forward transconductance	g <sub>fs</sub>	V <sub>DS</sub> = -50 V, I <sub>D</sub> = -0.60 A <sup>b</sup>		0.71	-	-	S
<b>Dynamic</b>							
Input capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V V <sub>DS</sub> = -25 V f = 1.0 MHz, see fig. 5		-	390	-	pF
Output capacitance	C <sub>oss</sub>			-	170	-	
Reverse transfer capacitance	C <sub>rss</sub>			-	45	-	
Total gate charge	Q <sub>g</sub>	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -6.8 A, V <sub>DS</sub> = -80 V see fig. 6 and 13 <sup>b</sup>	-	-	18	nC
Gate-source charge	Q <sub>gs</sub>			-	-	3.0	
Turn-on delay time	Q <sub>gd</sub>			-	-	9.0	
Rise time	t <sub>d(on)</sub>	V <sub>DD</sub> = -50 V, I <sub>D</sub> = -6.8 A R <sub>g</sub> = 18 Ω, R <sub>D</sub> = 7.1 Ω, see fig. 10 <sup>b</sup>		-	9.6	-	ns
Turn-off delay time	t <sub>r</sub>			-	29	-	
Fall time	t <sub>d(off)</sub>			-	21	-	
Turn-on delay time	t <sub>f</sub>			-	25	-	
Internal drain inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	nH
Internal source inductance	L <sub>S</sub>			-	6.0	-	
<b>Drain-Source Body Diode Characteristics</b>							
Continuous source-drain diode current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	-1.0	A
Pulsed diode forward current <sup>a</sup>	I <sub>SM</sub>			-	-	-8.0	
Body diode voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = -1.0 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	-6.3	V
Body diode reverse recovery time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = -6.8 A, di/dt = 100 A/μs <sup>b</sup>		-	98	200	ns
Body diode reverse recovery charge	Q <sub>rr</sub>			-	0.33	0.66	μC
Forward turn-on time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )					

**Notes**

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Ambient Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Ambient






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

**Peak Diode Recovery dV/dt Test Circuit**




**Note**  
• Compliment N-Channel of D.U.T. for driver



**Fig. 14 - For P-Channel**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?91139](http://www.vishay.com/ppg?91139).

## HVM DIP (High voltage)



DIM.	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	0.310	0.330	7.87	8.38
E	0.300	0.425	7.62	10.79
L	0.270	0.290	6.86	7.36

ECN: X10-0386-Rev. B, 06-Sep-10  
DWG: 5974

### Note

- Package length does not include mold flash, protrusions or gate burrs. Package width does not include interlead flash or protrusions.





## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.