



SLUS272F - FEBRUARY 2000 - REVISED AUGUST 2006

# LOW-POWER, DUAL-OUTPUT, CURRENT-MODE PWM CONTROLLER

#### **FEATURES**

- BiCMOS Version of UC3846 Family
- 1.4-mA Maximum Operating Current
- 100-μA Maximum Startup Current
- ±0.5-A Peak Output Current
- 125-ns Circuit Delay
- Easier Parallelability
- Improved Benefits of Current Mode Control

## **DESCRIPTION**

The UCC3806 family of BiCMOS PWM controllers offers exceptionally improved performance with a familiar architecture. With the same block diagram and pinout of the popular UC3846 series, the UCC3806 line features increased switching frequency capability while greatly reducing the bias current used within the device. With a typical startup current of 50  $\mu$ A and a well defined voltage threshold for turn-on, these devices are favored


for applications ranging from off-line power supplies to battery operated portable equipment. Dual high-current, MOSFET driving outputs and a fast current sense loop further enhance device versatility.

All the benefits of current mode control including simpler loop closing, voltage feed-forward, parallelability with current sharing, pulse-by-pulse current limiting, and push/pull symmetry correction are readily achievable with the UCC3806 series.

These devices are available in multiple package options for both through-hole and surface mount applications; and in commercial, industrial, and military temperature ranges.

The UCC1806 is specified for operation from -55°C to 125°C, the UCC2806 is specified for operation from -40°C to 85°C, and the UCC3806 is specified for operation from 0°C to 70°C.

## SIMPLIFIED APPLICATION DIAGRAM







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		UCx806	UNIT
Supply voltage, V <sub>IN</sub>	VIN, low impedance	15	V
Supply current, I <sub>IN</sub>	VIN, high impedance	25	mA
Output supply voltage	VC	18	V
	Continuous source or sink	± 200	
Output current	Gate drive	± 500	mA
	SYNC	± 30	
	COMP	± 10 to -(self-limiting)	
Analog input voltage range	CS-, CS+, NI, INV, SHUTDOWN	-0.3 to (V <sub>IN</sub> + 0.3)	V
Storage temperature, T <sub>stg</sub>	·	-65 to 150	°C
Operating temperature, T <sub>J</sub>	-55 to 150	°C	
Lead temperature, T <sub>sol,</sub> 1,6 mm (1/16 ir	nch) from case for 10 seconds	300	°C


<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into and negative out of, the specified terminal.


#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Input voltage, V <sub>IN</sub>	8.0		14.5	٧	
	UCC1806	-55		125	
Operating junction temperature, T <sub>J</sub>	UCC2806	-40		85	°C
	UCC3806	0		70	

## PACKAGE DESCRIPTION

D, DW, J, M, N OR PW PACKAGE (TOP VIEW)





N/C - No connection



## **ORDERING INFORMATION**

	PACKAGED I	DEVICES			$T_A = T_J$	
DESIGNATOR	TYPE	OPTION	QUANTITY	- 55°C to 125°C	- 40°C to 85°C	0°C to 70°C
6	D 0010 40		40	-	UCC2806D	-
D	SOIC-16	Reeled	2,500	-	UCC2806DTR	-
DIA	001014 40	Tube	40	-	UCC2806DW	UCC3806DW
DW	SOICW-16	Reeled	2,000	-	UCC2806DWTR	UCC3806DWTR
J	CDIP-16	Tube	25	UCC1806J	UCC2806J	UCC3806J
L	CLCC-20	Tube	55	UCC1806L	-	-
М	SSOP-16	Reeled	2,500	-	UCC2806MTR	-
N	PDIP-16	Tube	25	-	UCC2806N	UCC3806N
DIA	T000D 40	Tube	90	-	UCC2806PW	UCC3806PW
PW	TSSOP-16	Reeled	2,000	-	UCC2806PWTR	UCC3806PWTR
0	DI 00 00	Tube	46	-	UCC2806Q	UCC3806Q
Q	PLCC-20	Reeled	1,000	=	UCC2806QTR	UCC3806QTR

# **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12~V,~R_T = 33~k\Omega,~C_T = 330~pF,~C_{BYPASS}~on~V_{REF} = 0.01~\mu F,~-55^{\circ}C < T_A < 125^{\circ}C~for~the~UCC1806,~-40^{\circ}C < T_A < 85^{\circ}C~for~the~UCC2806,~0^{\circ}C < T_A < 70^{\circ}C~for~the~UCC3806,~and~T_A = T_J~(unless~otherwise~noted)$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERE	NCE						
$V_{REF}$	Supply, UVLO, turn-on	UCC1806 UCC2806		5.02	5.10	5.17	٧
		UCC3806		5.00	5.10	5.20	
	Load regulation		0.2 mA ≤ I <sub>OUT</sub> ≤ 5 mA		3	25	
	Total output variation (1)(2)		Line, load, temperature	-150		150	mV
	Output noise voltage (2)		$10 \text{ Hz} \le f_{OSC} \le 10 \text{ kHz}, \qquad T_J = 25^{\circ}\text{C}$		70		μV
	Long term stability (2)		T <sub>A</sub> = 125°C, 1000 hours		5	25	mV
	Output short circuit			-10		-30	mA
OSCILLA	TOR						
	Initial accuracy		T <sub>J</sub> = 25°C	42	47	52	kHz
	Temperature stability (2)		$T(min) \le T_A \le T(max)$		2%		
	Amplitude				2.35		V
	5.1.1.1.1	UCC1806 UCC2806	$V_{CT} = 0 \text{ V}, \qquad V_{RT} = V_{REF}$ $0.8 \text{ V} \le V_{SYNC} \le 2.0 \text{ V}$		50	125	
<sup>t</sup> DELAY	Delay-to-output time, SYNC	UCC3806	$V_{CT} = 0 \text{ V}, \qquad V_{RT} = V_{REF}$ 0.8 V \(\text{V}_{SYNC} \(\text{ \le 2.0 V}\)		50	100	ns



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12 \text{ V, R}_{T} = 33 \text{ k}\Omega, C_{T} = 330 \text{ pF, C}_{BYPASS} \text{ on V}_{REF} = 0.01 \text{ }\mu\text{F, } -55^{\circ}\text{C} < T_{A} < 125^{\circ}\text{C} \text{ for the UCC1806, } -40^{\circ}\text{C} < T_{A} < 85^{\circ}\text{C} \text{ for the UCC2806, } 0^{\circ}\text{C} < T_{A} < 70^{\circ}\text{C} \text{ for the UCC3806, and } T_{A} = T_{J} \text{ (unless otherwise noted)}$ 

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
OSCILLATO	R (continued)		•		-			
I <sub>DCHG</sub>	Discharge current		T <sub>J</sub> = 25°C,	V <sub>CT</sub> = 2.0 V		2.5		mA
V <sub>OL</sub>	Low-level output voltage, SYI	NC .	I <sub>OUT</sub> = 1 mA				0.4	
V <sub>OH</sub>	High-level output voltage, SY	NC	I <sub>OUT</sub> = -4 mA		2.4			
$V_{IL}$	Low-level input voltage, SYN	0	V <sub>CT</sub> = 0 V,	V <sub>RT</sub> = V <sub>REF</sub>			0.8	V
V <sub>IH</sub>	High-level input voltage, SYN	С	V <sub>CT</sub> = 0 V,	V <sub>RT</sub> = V <sub>REF</sub>	2.0			
I <sub>SYNC</sub>	Input current, SYNC				-1		1	μΑ
ERROR AMI	PLIFIER		•					
	Input offset voltage	UCC1806 UCC2806					5	mV
	par eneet renage	UCC3806					10	
I <sub>BIAS</sub>	Input bias current						-1	μΑ
I <sub>OFSET</sub>	Input offset current						500	nA
CMR	Common mode range <sup>(1)</sup>				0		V <sub>IN</sub> -2	V
A <sub>VOL</sub>	Open loop gain		1 V ≤ V <sub>OUT</sub> ≤ 4 V		80	100		dB
GBW	bandwidth				1			MHz
I <sub>COMP</sub> SINK	Output sink current		V <sub>ID</sub> < -20 mV,	V <sub>COMP</sub> = 1 V	1			mA
I <sub>COMP SRC</sub>	Output source current		V <sub>ID</sub> < 20 mV,	V <sub>COMP</sub> = 3 V	-80	-120		μΑ
V <sub>COMP_L</sub>	Low-level output voltage		V <sub>ID</sub> = -50 mV				0.5	
V <sub>COMP H</sub>	High-level output voltage		V <sub>ID</sub> = -50 mV		4.5			V
CURRENT S	SENSE AMPLIFIER		•				<u> </u>	
Α	Amplifier gain <sup>(3)(4)</sup>		V <sub>CS-</sub> = 0 V,	V <sub>CURLIM</sub> = V <sub>REF</sub>	2.75	3.00	3.35	V/V
	Maximum differential input sig - V <sub>CS-</sub> )	nal (V <sub>CS+</sub>	$V_{\text{CURLIM}} = V_{\text{NI}} = V$ $V_{\text{INV}} = 0V$	REF,	1.1			V
	Input offset voltage	UCC1806 UCC2806	V <sub>CURLIM</sub> = 0.5 V,	V <sub>COMP</sub> = OPEN		10	30	mV
		UCC3806	V <sub>CURLIM</sub> = 0.5 V,	V <sub>COMP</sub> = OPEN		10	50	mV
CMRR	Common mode rejection ratio	)	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq (\text{V}_{\text{IN}} -$	3.5 V)	60			dB
PSRR	Power supply rejection ratio				56			dB
I <sub>BIAS</sub>	Input bias current (3)		V <sub>CURLIM</sub> = 0.5 V,	V <sub>COMP</sub> = OPEN			-1	μΑ
	Input offset current (3)		V <sub>CURLIM</sub> = 0.5 V,	V <sub>COMP</sub> = OPEN			1	μΑ
	Delay-to-output time <sup>(5)</sup>		$V_{NI} = V_{REF}$ , $V_{CURLIM} = 2.75 V$ , $(V_{CS+} - V_{CS-}) = 0$			125	175	ns
CURRENT L	IMIT ADJUST							
	Current limit offset		$V_{CS-} = V_{CS+} = 0 \text{ V}$	, V <sub>COMP</sub> = OPEN	0.4	0.5	0.6	V
I <sub>BIAS</sub>	Input bias current						1	
	Minimum latching current				300	200		μΑ
	Maximum non-latching currer	nt				200	80	

Line range = 10 V to 15 V, load range = 0.2 mA to 5 mA Ensured by design. Not production tested.



#### **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12 V,  $R_T$  = 33 k $\Omega$ ,  $C_T$  = 330 pF,  $C_{BYPASS}$  on  $V_{REF}$  = 0.01  $\mu$ F, -55°C to 125°C for the UCC1806, -40°C <  $T_A$  < 85°C for the UCC2806, 0°C <  $T_A$  < 70°C for the UCC3806, and  $T_A$  =  $T_J$  (unless otherwise noted)

SHUTDO	OWN TERMINAL							
	Threshold voltage	UCC1806 UCC2806			0.94	1.00	1.06	
	<b>G</b>	UCC3806			0.9	1.0	1.1	V
	Input voltage range				0		$V_{IN}$	
t <sub>DLY</sub>	Delay-to-output time		0 V ≤ V <sub>SHUTDOW</sub>	<sub>/N</sub> ≤ 1.3 V		75	150	ns
OUTPUT	Г				•			
	Output supply voltage				2.5		15.0	
		UCC1806	I <sub>SINK</sub> = 20 mA			100	300	
		UCC2806	I <sub>SINK</sub> = 100 mA			0.4	1.1	
	Low-level output voltage		I <sub>SINK</sub> = 20 mA			100	200	200 V
		UCC3806	I <sub>SINK</sub> = 100 mA			0.4	1.1	
			$I_{SRC} = -20 \text{ mA}$	11.6	11.9			
	High-level output voltage		I <sub>SRC</sub> = -100 mA		11.0	11.6		
t <sub>RISE</sub>	Rise time		T <sub>J</sub> = 25°C,	C <sub>LOAD</sub> = 1000 pF		35	65	
t <sub>FALL</sub>	Fall time		$T_J = 25^{\circ}C$ ,	C <sub>LOAD</sub> = 1000 pF		35	65	ns
UNDER	VOLTAGE LOCKOUT (UVLO)							
V <sub>START</sub>	Startup threshold voltage				6.5	7.5	8.0	V
	Threshold hysteresis				0.75		V	
I <sub>START</sub>	Startup current	V <sub>IN</sub> < V <sub>START</sub>			50	100	μΑ	
I	Operating supply current				1.0	1.4	mA	
	V <sub>IN</sub> shunt voltage		I <sub>VIN</sub> = 10 mA		15.0		17.5	

- (1) Line range = 10 V to 15 V, load range = 0.2 mA to 5 mA
- (2) Ensured by design. Not production tested.
- Parameters measured at trip point of latch with  $V_{NI} = VREF$ ,  $V_{INV} = 0V$ .
- (4) Amplifier gain defined as: G = delta change at COMP /delta change forced at CS+ delta voltage at CS+ = 0 to 1V
- (5) Current-sense amplifier output is slew rate limited to provide noise immunity.

#### THERMAL RESISTANCE TABLE

PACKAGE DESIGNATOR	PACKAGE TYPE	<sup>θ</sup> Jc (°C/W)	θ <sub>JA</sub> (°C/W)		
D	SOIC-16	35	50 to 120 <sup>(1)</sup>		
DW	SOICW-16	27	50 to 100 <sup>(1)</sup>		
J	CDIP-16	28	80 to 120		
L	CLCC-20	20	70 to 80		
М	SSOP-16	38	144 to 172 <sup>(2)</sup>		
N	PDIP-16	45	90(1)		
PW	TSSOP-16	15	123 to 147 <sup>(2)</sup>		
Q	PLCC-20	34	43 to 75 <sup>(1)</sup>		

 $<sup>^{(1)}</sup>$  Specified  $\theta$  <sub>JA</sub> (junction to ambient) is for devices mounted to 5 in<sup>2</sup> FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5 in<sup>2</sup> aluminum PC board. Test PWB was 0.062 in thick and typically used 0.635 mm trace widths for power packages and 1.3 mm trace widths for non-power packages with a 100x100 mil probe land area at the end of each trace.

<sup>(2)</sup> Modeled data. If value range given for  $\,\theta$  JA, the lower value is for 3x3 inch1 oz internal copper ground plane, and the higher value is for 1x1 inch ground plane. All model data assumes only one trace for each non-fused lead.



5

#### **TERMINAL FUNCTIONS**

	TERMINAL			
	PACK	AGES	I/O	DESCRIPTION
NAME	D/DW/J/M /N/PW	L,Q	1/0	DESCRIPTION
AOUT	11	14	_	High a south of a fault or to a MOOFFT
BOUT	14	18	0	High-current gate drive for the external MOSFETs
COMP	7	9	0	Output of the error amplifier
CS-	3	4	I	Inverting input of the 3x, differential current sense amplifier
CS+	4	5	I	Non-inverting input of the 3x, differential current sense amplifier
CT	8	10	I	Oscillator timing capacitor connection point
CURLIM	1	2	1	Programs the primary current limit threshold that determins latching or retry after an overcurrent situation
GND	12	15	-	Reference ground and power ground for all functions of this device
INV	6	8	ı	Inverting input of the error amplifier.
NI	5	7	1	Non-nverting input of the error amplifier.
RT	9	12	1	Connection point for the oscillator timing resistor
SHUTDOWN	16	20	1	Provided for enhanced protection. When SHUTDOWN is driven above 1 V, AOUT and BOUT are forced low.
SYNC	10	13	I/O	Allows providing external synchronization with TTL compatible thresholds.
VC	13	17	1	Input supply connection for the FET drive outputs.
VIN	15	19	ı	Input supply connection for this device.
VREF	2	3	0	Reference output.

#### **DETAILED PIN DESCRIPTIONS**

**AOUT and BOUT:** AOUT and BOUT provide alternating high current gate drive for the external MOSFETs. Duty cycle can be varied from 0% to 50% where minimum dead time is a function of CT. Both outputs use MOS transistor switches with inherent anti-parallel body diodes to clamp voltage swings to the supply rails, allowing operation without the use of clamp diodes.

**COMP**: COMP is the output of the error amplifier and the input of the PWM comparator. The error amplifier is a low output impedance, 2-MHz operational amplifier which allows sinking or sourcing of current at the COMP pin. The error amplifier is internally current limited, so that zero duty cycle can be commanded by externally forcing COMP to GND.

CS-: CS- is the inverting input of the 3x differential current sense amplifier.

CS+: CS+ is the non-inverting input of the 3× differential current sense amplifier.

**CT**: CT is the oscillator timing capacitor connection point, which is charged by the current set by RT. CT is discharged to GND through a 2.5-mA current sink. This causes a linear discharge of CT to 0 V which then initiates the next switching cycle. Dead time occurs during the discharge of CT, forcing AOUT and BOUT low. Switching frequency ( $f_S$ ) and dead time ( $t_D$ ) are approximated by:

$$f_{\rm S} = \frac{1}{1.96 \times R_{\rm T} \times C_{\rm T} + t_{\rm D}}$$
 and  $t_{\rm D} = 956 \times C_{\rm T}$  (1)



## **DETAILED PIN DESCRIPTIONS (continued)**

**CURLIM**: CURLIM programs the primary current limit threshold and determines whether the device latches off or retries after an overcurrent condition. When a shutdown signal is generated, a 200- $\mu$ A current source to ground pulls down on CURLIM. If the voltage on the pin remains above 350 mV the device remains latched and the power must be cycled to restart. If the voltage on the pin falls below 350 mV, the device attempts a restart. The voltage threshold is typically set by a resistor divider from V<sub>REF</sub> to ground. To calculate the current limit adjust voltage threshold the following equations can be used.

Current limit adjust latching mode voltage is calculated in equation (2)

$$V = \frac{V_{REF} - (R1 \times 300 \,\mu\text{A})}{1 + \left(\frac{R1}{R2}\right)} > 350 \,\text{mV}$$
 (2)

Current limit adjust non-latching mode voltage is calculated in equation (3)

$$V = \frac{V_{REF} - (R1 \times 80 \,\mu\text{A})}{1 + \left(\frac{R1}{R2}\right)} < 350 \; \text{mV} \tag{3}$$

where

- R1 is the resistance from the VREF to CURLIM
- R2 is the resistance from CURLIM to GND

**GND**: GND is the reference ground and power ground for all functions of this part. Bypass and timing capacitors should be connected as close as possible to GND.

**RT**: RT is the connection point for the oscillator timing resistor. It has a low impedance input and is nominally at 1.25 V. The current through RT is mirrored to the timing capacitor pin, CT. This causes a linear charging of CT from 0 V to 2.35 V. Note that the current mirror is limited to a maximum of 100  $\mu$ A so R<sub>T</sub> must be greater than 12.5 k $\Omega$ .

**SYNC**: SYNC is a bi-directional pin, allowing or providing external synchronization with TTL compatible thresholds. In a typical application RT is connected through a timing resistor to GND which allows the internal oscillator to free run. In this mode SYNC outputs a TTL compatible pulse during the oscillator dead time (when CT is being discharged). If RT is forced above 4.4 V, SYNC acts as an input with TTL compatible thresholds and the internal oscillator is disabled. When SYNC is high, greater than 2 V the outputs are held active low. When SYNC returns low, the outputs may be high until the on-time is terminated by the normal peak current signal, a fault seen at SHUTDOWN or the next high assertion of SYNC. Multiple UCC3806s can be synchronized by a single master UCC3806 or external clock.


**VC**: VC is the input supply connection for the FET drive outputs and has an input range from 2.5 V to 15 V. VC should be capacitively bypassed for proper operation.

**VIN**: VIN is the input supply connection for this device. The UCC1806 has a maximum startup threshold of 8 V and internally limited by means of a 15 V shunt regulator. The shunted supply current must be limited to 25 mA. For proper operation, VIN must be bypassed to GND with at least a  $0.01-\mu F$  ceramic capacitor

**VREF**: VREF is a 5.1 V  $\pm 1\%$  trimmed reference output with a 5 mA maximum available current. VREF must be bypassed to GND with at least a 0.1- $\mu$ F ceramic capacitor for proper operation.




# **FUNCTIONAL BLOCK DIAGRAM**





## TYPICAL APPLICATION DIAGRAM



UDG-99036

## **TYPICAL CHARACTERISTICS**

Design equations for oscillator are described in the following equations.

$$f_{\rm OSC} = \frac{1}{t_{\rm RAMP} + t_{\rm FALL}} \tag{4}$$

$$t_{\mathsf{RAMP}} = 1.92 \times \mathsf{R}_{\mathsf{T}} \times \mathsf{C}_{\mathsf{T}} \tag{5}$$

$$t_{\text{FALL}} = \frac{2.4 \times C_{\text{T}}}{\left(0.002 - \left(\frac{1.25}{R_{\text{T}}}\right)\right)} \tag{6}$$

$$t_{DEAD} = t_{FALL} \tag{7}$$

## TYPICAL CHARACTERISTICS

#### **ERROR AMPLIFIER GAIN AND PHASE** vs **FREQUENCY** 180 80 60 135 Phase Gain - dB 40 90 20 45 0 0 Gain -20 -45 1 k 10 k 100 k 1 M 10 M f<sub>OSC</sub> - Oscillator Frequency - Hz







Figure 2.





# **REVISION HISTORY**

DATE	DATE REVISION DESCRIPTION				
3/11/05	SLUS272D (Rev. D)	Updated Equation 2 and 3 to remove x3 factor.			
5/3/05	SLUS272E (Rev. E)	Adjusted the factors of the switching frequency, Equation 1 and modified the typical discharge current from 2.0 mA to 2.5 mA.			





www.ti.com 16-Oct-2009

# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9457501MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
5962-9457501Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
UCC1806J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
UCC1806J883B	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
UCC1806L	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
UCC1806L883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
UCC2806D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806DTR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806DTRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806DWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806DWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
UCC2806M	ACTIVE	SSOP/ QSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806MG4	ACTIVE	SSOP/ QSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806MTR	ACTIVE	SSOP/ QSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806MTRG4	ACTIVE	SSOP/ QSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
UCC2806NG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
UCC2806PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806PWTR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806PWTRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2806Q	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
UCC2806QG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
UCC3806DW	ACTIVE	SOIC	DW	16	40	Green (RoHS &	CU NIPDAU	Level-2-260C-1 YEAR



#### PACKAGE OPTION ADDENDUM

www.ti.com 16-Oct-2009

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						no Sb/Br)		
UCC3806DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3806DWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3806DWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3806J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
UCC3806N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
UCC3806NG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
UCC3806PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3806PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3806Q	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
UCC3806QG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
UCC3806QTR	ACTIVE	PLCC	FN	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
UCC3806QTRG3	ACTIVE	PLCC	FN	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 16-Oct-2009

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC1806, UCC2806, UCC2806M, UCC3806, UCC3806M:

• Space: UCC1806-SP

NOTE: Qualified Version Definitions:

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

www.ti.com

13-Aug-2021

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Sample
5962-9457501MEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9457501ME A UCC1806J/883B	Sample
5962-9457501Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9457501Q2A UCC1806L/ 883B	Sample
5962-9457501V2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9457501V2A UCC1806L QMLV	Sample
5962-9457501VEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	S SNPB N / A for Pkg Type -55 to 125 5962-9457501VE A UCC1806JQMLV		A	Sample	
UCC1806J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	UCC1806J	Sample
UCC1806J883B	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9457501ME A UCC1806J/883B	Sample
UCC1806L	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	UCC1806L	Sample
UCC1806L883B	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9457501Q2A UCC1806L/ 883B	Sample
UCC2806D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806D	Sample
UCC2806DTR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806D	Sample
UCC2806DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806DW	Sample
UCC2806DWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806DW	Sample
UCC2806DWTR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806DW	Sample
UCC2806DWTRG4	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806DW	Sample



13-Aug-2021



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC2806J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-40 to 85	UCC2806J	Samples
UCC2806M	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806M	Samples
UCC2806MTR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2806M	Samples
UCC2806N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UCC2806N	Samples
UCC2806PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2806	Samples
UCC2806PWTR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2806	Samples
UCC2806PWTRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2806	Samples
UCC3806DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3806DW	Samples
UCC3806DWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3806DW	Samples
UCC3806DWTR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3806DW	Samples
UCC3806J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	0 to 70	UCC3806J	Samples
UCC3806N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UCC3806N	Samples
UCC3806NG4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UCC3806N	Samples
UCC3806PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		3806	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC1806, UCC1806-SP, UCC2806, UCC2806M, UCC3806, UCC3806M:

Catalog: UCC3806, UCC1806, UCC2806, UCC3806M, UCC3806

Military: UCC2806M, UCC1806, UCC1806

Space: UCC1806-SP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2806DTR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC2806DWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UCC2806MTR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC2806PWTR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
UCC3806DWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 5-Jan-2022



\*All dimensions are nominal

7 til dilliciololio ale Homilia							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2806DTR	SOIC	D	16	2500	853.0	449.0	35.0
UCC2806DWTR	SOIC	DW	16	2000	853.0	449.0	35.0
UCC2806MTR	SSOP	DBQ	16	2500	853.0	449.0	35.0
UCC2806PWTR	TSSOP	PW	16	2000	853.0	449.0	35.0
UCC3806DWTR	SOIC	DW	16	2000	853.0	449.0	35.0



www.ti.com 5-Jan-2022

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9457501Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9457501V2A	FK	LCCC	20	1	506.98	12.06	2030	NA
UCC1806L	FK	LCCC	20	1	506.98	12.06	2030	NA
UCC1806L883B	FK	LCCC	20	1	506.98	12.06	2030	NA
UCC2806D	D	SOIC	16	40	506.6	8	3940	4.32
UCC2806DW	DW	SOIC	16	40	507	12.83	5080	6.6
UCC2806DWG4	DW	SOIC	16	40	507	12.83	5080	6.6
UCC2806M	DBQ	SSOP	16	75	506.6	8	3940	4.32
UCC2806N	N	PDIP	16	25	506	13.97	11230	4.32
UCC2806PW	PW	TSSOP	16	90	530	10.2	3600	3.5
UCC3806DW	DW	SOIC	16	40	507	12.83	5080	6.6
UCC3806DWG4	DW	SOIC	16	40	507	12.83	5080	6.6
UCC3806N	N	PDIP	16	25	506	13.97	11230	4.32
UCC3806NG4	N	PDIP	16	25	506	13.97	11230	4.32
UCC3806PW	PW	TSSOP	16	90	530	10.2	3600	3.5

# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



SHRINK SMALL-OUTLINE PACKAGE



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated