

SNx5HVD308xE Low-Power RS-485 Transceivers

1 Features

- Meets or exceeds the requirements of the TIA/EIA-485A standard
- Low quiescent power
 - 0.3-mA Active mode
 - 1-nA Shutdown mode
- 1/8 Unit load up to 256 nodes on a bus
- Bus-pin ESD protection up to 15 kV
- Industry-standard SN75176 footprint
- Fail-safe receiver (bus open, bus shorted, bus idle)
- Glitch-free power-up and power-down bus inputs and outputs

2 Applications

- [Energy meter networks](#)
- [Motor control](#)
- Power inverters
- [Industrial automation](#)
- [Building automation networks](#)
- [Battery-powered applications](#)
- Telecommunications equipment

3 Description

The SNx5HVD308xE are half-duplex transceivers designed for RS-485 data bus networks. Powered by a 5-V supply, they are fully compliant with TIA/EIA-485A standard. With controlled transition times, these devices are suitable for transmitting data over long twisted-pair cables. The SN65HVD3082E and SN75HVD3082E are optimized for signaling rates up to 200 kbps. The SN65HVD3085E is suitable for data transmission up to 1 Mbps, whereas the SN65HVD3088E is suitable for applications that require signaling rates up to 20 Mbps.


These devices are designed to operate with very low supply current, typically 0.3 mA, exclusive of the load. When in the inactive-shutdown mode, the supply current drops to a few nanoamps, which makes these devices ideal for power-sensitive applications.

The wide common-mode range and high ESD protection levels of these devices, make them suitable for demanding applications such as energy meter networks, electrical inverters, status and command signals across telecom racks, as well as cabled chassis interconnects, and industrial automation networks where noise tolerance is essential. These devices match the industry-standard footprint of the SN75176 device. The power-on-reset circuits keep the outputs in a high-impedance state until the supply voltage has stabilized. A thermal-shutdown function protects the device from damage, due to system fault conditions. The SN75HVD3082E is characterized for operation from 0°C to 70°C and SN65HVD308xE is characterized for operation from –40°C to 85°C air temperature. The D package version of the SN65HVD3082E has been characterized for operation from –40°C to 105°C.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN65HVD3082E SN65HVD3088E	SOIC (D) (8)	4.90 mm × 3.91 mm
	VSSOP (DGK) (8)	3.00 mm × 3.00 mm
	PDIP (P) (8)	9.81 mm × 6.35 mm
SN75HVD3082E SN65HVD3085E	SOIC (D) (8)	4.90 mm × 3.91 mm
	VSSOP (DGK) (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



Table of Contents

1 Features	1	8.3 Feature Description.....	15
2 Applications	1	8.4 Device Functional Modes.....	15
3 Description	1	9 Application and Implementation	17
4 Revision History	2	9.1 Application Information.....	17
5 Pin Configuration and Functions	4	9.2 Typical Application.....	17
6 Specifications	4	10 Power Supply Recommendations	21
6.1 Absolute Maximum Ratings.....	4	11 Layout	21
6.2 ESD Ratings.....	4	11.1 Layout Guidelines.....	21
6.3 Recommended Operating Conditions.....	5	11.2 Layout Example.....	21
6.4 Thermal Information, SN65HVD308xE.....	5	11.3 Thermal Considerations for IC Packages.....	22
6.5 Thermal Information, SNx5HVD3082E.....	5	12 Device and Documentation Support	23
6.6 Electrical Characteristics: Driver.....	6	12.1 Device Support.....	23
6.7 Electrical Characteristics: Receiver.....	6	12.2 Related Links.....	23
6.8 Electrical Characteristics.....	7	12.3 Receiving Notification of Documentation Updates..	23
6.9 Switching Characteristics: Driver.....	7	12.4 Support Resources.....	23
6.10 Switching Characteristics.....	8	12.5 Trademarks.....	23
6.11 Typical Characteristics.....	9	12.6 Electrostatic Discharge Caution.....	23
7 Parameter Measurement Information	11	12.7 Glossary.....	23
8 Detailed Description	15	13 Mechanical, Packaging, and Orderable Information	24
8.1 Overview.....	15		
8.2 Functional Block Diagram.....	15		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (November 2021) to Revision M (February 2022)	Page
• Added storage temperature T_{stg} to <i>Absolute Maximum Ratings</i> table.....	4
• Changed the <i>Thermal Information, SN65HVD308xE</i> table.....	5

Changes from Revision K (July 2021) to Revision L (November 2021)	Page
• Deleted <i>Feature: Available in a small MSOP-8 package</i>	1
• Deleted Available in a Small MSOP-8 Package from the title.....	1
• Changed the ψ_{JT} D package value from 78.8 to 8.8 in the <i>Thermal Information, SNx5HVD3082E</i>	5

Changes from Revision J (October 2017) to Revision K (July 2021)	Page
• Changed the <i>Thermal Information</i> tables.....	5

Changes from Revision I (September 2016) to Revision J (October 2017)	Page
• Changed 3.3 V to 5 V on the V_{CC} pin in <i>Figure 9-4</i>	19

Changes from Revision H (August 2015) to Revision I (September 2016)	Page
• Added text to the <i>Description</i> , "The D package version of the SN65HVD3082E has been characterized for operation from -40°C to 105°C.".....	1
• Changed the Operating free-air temperature for SN65HVD3082E (D package) From: MAX = 85°C To: 105°C in <i>Section 6.3</i>	5

Changes from Revision G (May 2009) to Revision H (August 2015) Page

- Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes, Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section 1
- Deleted *Dissipation Ratings* table 1
- Deleted *Package Thermal Information* table 6

Changes from Revision F (March 2009) to Revision G (May 2009) Page

- Added Graph - *Driver Rise and Fall Time vs Temperature*9
- Added IDLE Bus to the *Function Table*.....15
- Added *Receiver Fail-safe* section..... 19

5 Pin Configuration and Functions




Figure 5-1. D (SOIC), P (PDIP), and DGK (VSSOP) Packages, 8-Pin, Top View

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	6	Bus input/output	Driver output or receiver input (complementary to B)
B	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Driver enable, active high
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
RE	2	Digital input	Receiver enable, active low
V _{CC}	8	Supply	4.5-V to 5.5-V supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted⁽¹⁾ ⁽²⁾

	MIN	MAX	UNIT
Supply voltage, V _{CC}	-0.5	7	V
Voltage at A or B	-9	14	V
Voltage at any logic pin	-0.3	V _{CC} + 0.3	V
Receiver output current	-24	24	mA
Voltage input, transient pulse, A and B, through 100 Ω (see Figure 7-13)	-50	50	V
Junction Temperature, T _J		170	°C
Storage temperature, T _{stg}	-65	150	°C

- Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime
- All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus pins and GND	±15000	V
		All pins	±4000	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±1000	
	Electrical Fast Transient/Burst, A, B, and GND ⁽³⁾		±4000	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- Tested in accordance with IEC 61000-4-4.

6.3 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted⁽¹⁾

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		4.5		5.5	V
Voltage at any bus terminal (separately or common mode), V_I		-7		12	
High-level input voltage (D, DE, or \overline{RE} inputs), V_{IH}		2		V_{CC}	V
Low-level input voltage (D, DE, or \overline{RE} inputs), V_{IL}		0		0.8	V
Differential input voltage, V_{ID}		-12		12	V
Output current, I_O	Driver	-60		60	mA
	Receiver	-8		8	
Differential load resistance, R_L		54	60		Ω
Signaling rate, $1/t_{UI}$	SN65HVD3082E, SN75HVD3082E			0.2	Mbps
	SN65HVD3085E			1	
	SN65HVD3088E			20	
Operating free-air temperature, T_A	SN65HVD3082E (D package)	-40		105	$^{\circ}\text{C}$
	SN65HVD3082E (DGK and P packages), SN65HVD3085E, SN65HVD3088E	-40		85	
	SN75HVD3082E	0		70	
Junction temperature, T_J		-40		130	$^{\circ}\text{C}$

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.4 Thermal Information, SN65HVD308xE

THERMAL METRIC ⁽¹⁾		SN65HVD3085E, SN65HVD3088E		SN65HVD3088E	UNIT
		D (SOIC)	DGK (VSSOP)	P (PDIP)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.7	137.8	84.3	$^{\circ}\text{C}/\text{W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.3	31.2	65.4	$^{\circ}\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	63.4	71.7	62.1	$^{\circ}\text{C}/\text{W}$
ψ_{JT}	Junction-to-top characterization parameter	8.8	0.6	31.3	$^{\circ}\text{C}/\text{W}$
ψ_{JB}	Junction-to-board characterization parameter	62.6	70.5	60.4	$^{\circ}\text{C}/\text{W}$

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information, SNx5HVD3082E

THERMAL METRIC ⁽¹⁾		SN65HVD3082E, SN75HVD3082E		SN65HVD3082E	UNIT
		D (SOIC)	DGK (VSSOP)	P (PDIP)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.4	142.2	88.1	$^{\circ}\text{C}/\text{W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	55.1	35.8	65.9	$^{\circ}\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	61.6	75.6	69.0	$^{\circ}\text{C}/\text{W}$
ψ_{JT}	Junction-to-top characterization parameter	8.8	0.8	35.2	$^{\circ}\text{C}/\text{W}$
ψ_{JB}	Junction-to-board characterization parameter	60.8	74.8	64.3	$^{\circ}\text{C}/\text{W}$

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
V _{OD}	Differential output voltage	I _O = 0, No Load	3	4.3	V		
		R _L = 54 Ω (see Figure 7-1)	1.5	2.3			
		R _L = 100 Ω	2				
		V _{TEST} = -7 V to 12 V (see Figure 7-2)	1.5				
Δ V _{OD}	Change in magnitude of differential output voltage	See Figure 7-1 and Figure 7-2		-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 7-3		1	2.6	3	V
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage	-0.1	0	0.1			
V _{OC(PP)}	Peak-to-peak common-mode output voltage	See Figure 7-3		500		mV	
I _{OZ}	High-impedance output current	See receiver input currents in Electrical Characteristics: Receiver					
I _I	Input current	D, DE		-100	100	μA	
I _{OS}	Short-circuit output current	-7 V ≤ V _O ≤ 12 V (see Figure 7-7)		-250	250	mA	

(1) All typical values are at 25°C and with a 5-V supply.

6.7 Electrical Characteristics: Receiver

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
V _{IT+}	Positive-going differential input threshold voltage	I _O = -8 mA		-85	-10	mV	
V _{IT-}	Negative-going differential input threshold voltage	I _O = 8 mA		-200	-115	mV	
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})			30		mV	
V _{OH}	High-level output voltage	V _{ID} = 200 mV, I _{OH} = -8 mA (see Figure 7-8)		4	4.6	V	
V _{OL}	Low-level output voltage	V _{ID} = -200 mV, I _O = 8 mA (see Figure 7-8)			0.15	0.4	V
I _{OZ}	High-impedance-state output current	V _O = 0 or V _{CC} , RE = V _{CC}		-1		1	μA
I _I	Bus input current	V _{IH} = 12 V, V _{CC} = 5 V			0.04	0.1	mA
		V _{IH} = 12 V, V _{CC} = 0 V			0.06	0.125	
		V _{IH} = -7 V, V _{CC} = 5 V		-0.1	-0.04		
		V _{IH} = -7 V, V _{CC} = 0 V		-0.05	-0.03		
I _{IH}	High-level input current, (RE)	V _{IH} = 2 V		-60	-30	μA	
I _{IL}	Low-level input current, (RE)	V _{IL} = 0.8 V		-60	-30	μA	
C _{diff}	Differential input capacitance	V _I = 0.4 sin(4E6πt) + 0.5 V, DE at 0 V			7	pF	

(1) All typical values are at 25°C and with a 5-V supply.

6.8 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I _{CC}	Driver and receiver enabled	D at V _{CC} or open, DE at V _{CC} , RE at 0 V, No load		425	900	μA
	Driver enabled, receiver disabled	D at V _{CC} or open, DE at V _{CC} , RE at V _{CC} , No load		330	600	μA
	Receiver enabled, driver disabled	D at V _{CC} or open, DE at 0 V, RE at 0 V, No load		300	600	μA
	Driver and receiver disabled	D at V _{CC} or open, DE at 0 V, RE at V _{CC}		0.001	2	μA
P _(AVG)	Average power dissipation	Input to D is a 50% duty cycle square wave at max specified signal rate R _L = 54 Ω V _{CC} = 5.5 V, T _J = 130°C	ALL HVD3082E		203	mW
			ALL HVD3085E		205	
			ALL HVD3088E		276	

(1) All typical values are at 25°C and with a 5-V supply.

6.9 Switching Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time, low-to-high-level output Propagation delay time, high-to-low-level output	R _L = 54 Ω, C _L = 50 pF (see Figure 7-4)	HVD3082E	700	1300	ns
			HVD3085E	150	500	
			HVD3088E	12	20	
t _r t _f	Differential output signal rise time Differential output signal fall time	R _L = 54 Ω, C _L = 50 pF (see Figure 7-4)	HVD3082E	500	900	ns
			HVD3085E	200	300	
			HVD3088E	7	15	
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})	R _L = 54 Ω, C _L = 50 pF (see Figure 7-4)	HVD3082E	20	200	ns
			HVD3085E	5	50	
			HVD3088E	1.4	2	
t _{PZH} t _{PZL}	Propagation delay time, high-impedance-to-high-level output Propagation delay time, high-impedance-to-low-level output	R _L = 110 Ω, RE at 0 V (see Figure 7-5 and Figure 7-6)	HVD3082E	2500	7000	ns
			HVD3085E	1000	2500	
			HVD3088E	13	30	
t _{PHZ} t _{PLZ}	Propagation delay time, high-level-to-high-impedance output Propagation delay time, low-level-to-high-impedance output	R _L = 110 Ω, RE at 0 V (see Figure 7-5 and Figure 7-6)	HVD3082E	80	200	ns
			HVD3085E	60	100	
			HVD3088E	12	30	
t _{PZH(SHDN)} t _{PZL(SHDN)}	Propagation delay time, shutdown-to-high-level output Propagation delay time, shutdown-to-low-level output	R _L = 110 Ω, RE at V _{CC} (see Figure 7-5)	HVD3082E	3500	7000	ns
			HVD3085E	2500	4500	
			HVD3088E	1600	2600	

6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15\text{ pF}$ (see Figure 7-9)	HVD3082E	75	200	ns	
			HVD3085E				
			HVD3088E				
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15\text{ pF}$ (see Figure 7-9)	HVD3082E	79	200	ns	
			HVD3085E				
			HVD3088E				
$t_{sk(p)}$	Pulse skew ($ t_{PHL} - t_{PLH} $)	$C_L = 15\text{ pF}$ (see Figure 7-9)	HVD3082E	4	30	ns	
			HVD3085E				
			HVD3088E		10		
t_r	Output signal rise time	$V_{ID} = -1.5\text{ V to }1.5\text{ V}$, $C_L = 15\text{ pF}$ (see Figure 7-9)		1.5	3	ns	
t_f	Output signal fall time			1.8	3		
t_{PZH}	Output enable time to high level	$C_L = 15\text{ pF}$, DE at 3 V (see Figure 7-10 and Figure 7-11)	HVD3082E	5	50	ns	
			HVD3085E				
			HVD3088E				
t_{PZL}	Output enable time to low level	$C_L = 15\text{ pF}$, DE at 3 V (see Figure 7-10 and Figure 7-11)	HVD3082E	10	50	ns	
			HVD3085E				
			HVD3088E				
t_{PHZ}	Output enable time from high level	$C_L = 15\text{ pF}$, DE at 3 V (see Figure 7-10 and Figure 7-11)	HVD3082E	5	50	ns	
			HVD3085E				
			HVD3088E		30		
t_{PLZ}	Output disable time from low level	$C_L = 15\text{ pF}$, DE at 3 V (see Figure 7-10 and Figure 7-11)	HVD3082E	8	50	ns	
			HVD3085E				
			HVD3088E		30		
$t_{PZH(SHDN)}$	Propagation delay time, shutdown-to-high-level output	$C_L = 15\text{ pF}$, DE at 0 V, (see Figure 7-12)		1600	3500	ns	
$t_{PZL(SHDN)}$	Propagation delay time, shutdown-to-low-level output			1700	3500		

6.11 Typical Characteristics




Figure 6-1. Bus Input Current versus Bus Input Voltage




Figure 6-2. SN65HVD3082E RMS Supply Current versus Signaling Rate




Figure 6-3. SN65HVD3085E RMS Supply Current versus Signaling Rate




Figure 6-4. SN65HVD3088E RMS Supply Current versus Signal Rate




Figure 6-5. Driver Differential Output Voltage versus Driver Output Current




Figure 6-6. Receiver Output Voltage versus Differential Input Voltage

6.11 Typical Characteristics (continued)




Figure 6-7. SN65HVD3088E Driver Rise and Fall Time versus Temperature

7 Parameter Measurement Information

Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle. $Z_O = 50 \Omega$ (unless otherwise specified).




Figure 7-1. Driver Test Circuit, V_{OD} and V_{OC} Without Common-Mode Loading




Figure 7-2. Driver Test Circuit, V_{OD} With Common-Mode Loading




Figure 7-3. Driver V_{OC} Test Circuit and Waveforms




Figure 7-4. Driver Switching Test Circuit and Waveforms




Figure 7-5. Driver Enable and Disable Test Circuit and Waveforms, High Output




Figure 7-6. Driver Enable and Disable Test Circuit and Waveforms, Low Output




Figure 7-7. Driver Short-Circuit




Figure 7-8. Receiver Switching Test Circuit and Waveforms




Figure 7-9. Receiver Switching Test Circuit and Waveforms




Figure 7-10. Receiver Enable and Disable Test Circuit and Waveforms, Data Output High




Figure 7-11. Receiver Enable and Disable Test Circuit and Waveforms, Data Output Low




Figure 7-12. Receiver Enable From Shutdown Test Circuit and Waveforms




Figure 7-13. Test Circuit and Waveforms, Transient Overvoltage Test





Figure 7-14. Equivalent Input and Output Schematic Diagrams

8 Detailed Description

8.1 Overview

The SNx5HVD308xE family of half-duplex RS-485 transceivers is suitable for data transmission at rates up to 200 kbps (for SN65HVD3082E and SN75HVD3082E), 1 Mbps (for SN65HVD3085E), or 20 Mbps (for SN65HVD3088E) over controlled-impedance transmission media (such as twisted-pair cabling). Up to 256 units of SNx5HVD308xE may share a common RS-485 bus due to the family's low bus input currents. The devices also feature a high degree of ESD protection and typical standby current consumption of 1 nA.

8.2 Functional Block Diagram



8.3 Feature Description

The SNx5HVD308xE provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit fail-safe conditions. It features a typical hysteresis of 30 mV in order to improve noise immunity. Internal ESD protection circuits protect the transceiver bus terminals against ± 15 -kV Human Body Model (HBM) electrostatic discharges.

The devices protect themselves against damage due to overtemperature conditions, through the use of a thermal shutdown feature. Thermal shutdown is entered at 165°C (nominal) and causes the device to enter a low-power state with high-impedance outputs.

8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

Table 8-1. Driver Function Table

INPUT	ENABLE ⁽¹⁾	OUTPUTS ⁽¹⁾		FUNCTION
		A	B	
H	H	H	L	Actively drive bus High
L	H	L	H	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus High by default

(1) H = high level, L = low level, Z = high impedance, X = irrelevant

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

Table 8-2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE ⁽¹⁾	OUTPUT ⁽¹⁾	FUNCTION
$V_{ID} = V_A - V_B$	\overline{RE}	R	
$V_{IT+} < V_{ID}$	L	H	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SNx5HVD308xE devices are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow the configuration of different operating modes.




Figure 9-1. Half-Duplex Transceiver Configurations

Using independent enable lines provides the most flexible control, as it allows the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows selective listening into the bus traffic whether the driver is transmitting data or not.

Combining the enable signals simplify the interface to the controller, by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high and as a receiver when the direction-control line is low.

Additionally, only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data has been transmitted.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows higher data rates over longer cable length.




Figure 9-2. Typical Application Circuit

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

The inverse relationship between the data rate and bus length, means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable can be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4,000 feet and longer. The longer distances can be achieved by allowing small signal jitter of up to 5 or 10%.




Figure 9-3. Cable Length vs Data Rate Characteristic

9.2.1.2 Stub Length

The distance between the transceiver inputs and the cable trunk, which is known as the **stub**, must be short as possible when connecting a node to the bus. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay of a stub, must be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in [Equation 1](#).

$$L_{\text{stub}} \leq 0.1 \times t_r \times v \times c \quad (1)$$

where:

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3×10^8 m/s)
- v is the signal velocity of the cable or trace as a factor of c

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . The SNx5HVD308xE is a 1/8 UL transceiver, which means it can connect up to 256 receivers to the bus.

9.2.1.4 Receiver Fail-safe

The differential receiver is fail-safe to invalid bus states caused by:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving


In any of these cases, the differential receiver outputs a fail-safe logic High state, so that the output of the receiver is not indeterminate.

Receiver fail-safe is accomplished by offsetting the receiver thresholds, so that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than +200 mV, and must output a Low when the V_{ID} is more negative than -200 mV. The receiver parameters which determine the fail-safe performance are V_{IT+} and V_{IT-} and V_{HYS} . As seen in the [Electrical Characteristics](#) table, differential signals more negative than -200 mV will always cause a Low receiver output and differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it is still above the maximum V_{IT+} threshold, and the receiver output is High. Only when the differential input is more negative than V_{IT-} will the receiver output transition to a Low state. The noise immunity of the receiver inputs during a bus fault condition, includes the receiver hysteresis value V_{HYS} (the separation between V_{IT+} and V_{IT-}) as well as the value of V_{IT+} .

9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary.



Copyright © 2017, Texas Instruments Incorporated

Figure 9-4. Transient Protection Against ESD, EFT, and Surge Transients

Figure 9-4 suggests a protection circuit against 10-kV ESD (IEC 61000-4-2), 4-kV EFT (IEC 61000-4-4), and 1-kV surge (IEC 61000-4-5) transients. [Table 9-1](#) shows the associated Bill of Materials.

Table 9-1. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	RS-485 Transceiver	SNx5HVD308xE	TI
R1, R2	10-Ω, Pulse-Proof Thick-Film Resistor	CRCW060310RJNEAHP	Vishay
TVS	Bidirectional 400-W Transient Suppressor	CDSOT23-SM712	Bourns

9.2.2.1 Power Usage in an RS-485 Transceiver

With power consumption being a concern in many applications, power supply current is delivered to the bus load as well as to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes, plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485A standard defines a unit load as allowing up to 1 mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32 mA. The HVD308xE is rated as a 1/8 unit load device. As shown in [Figure 6-1](#), the bus input current is less than 0.125 mA, allowing up to 256 nodes on a single bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5 V of differential signal. For a bus terminated with one standard 120- Ω resistor at each end, this sums to 25 mA differential output current whenever the bus is active. Typically, the HVD308xE can drive more than 25-mA to a 60- Ω load, resulting in a differential output voltage higher than the minimum required by the standard (see [Figure 6-3](#)).

Overall, the total load current can be 60 mA to a loaded RS-485 bus. This is in addition to the current required by the transceiver itself; the HVD308xE circuitry requires only about 0.4 mA with both driver and receiver enabled, and only 0.3 mA with either the driver enabled or with the receiver enabled. In low-power shutdown mode, neither the driver nor receiver is active, and the supply current is low.

Supply current increases with signaling rate primarily due to the totem pole outputs of the driver (see [Figure 6-2](#)). When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting and this creates a short spike in the supply current. As the frequency of state changes increases, more power is used.

9.2.2.2 Low-Power Shutdown Mode

When both the driver and receiver are disabled (DE low and \overline{RE} high) the device is in shutdown mode. If the enable inputs are in this state for less than 60 ns, the device does not enter shutdown mode. This guards against inadvertently entering shutdown mode during driver or receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in shutdown mode. In this low-power shutdown mode, most internal circuitry is powered down, and the supply current is typically 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by $t_{PZH(SHDN)}$ and $t_{PZL(SHDN)}$ in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver fail-safe feature.

If only the receiver is re-enabled (RE transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by $t_{PZH(SHDN)}$ and $t_{PZL(SHDN)}$ in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the fail-safe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input.

Note

The state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

11 Layout

11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against EFT and surge transients that may occur in industrial environments. Due to the wide frequency bandwidth (from approximately 3 MHz to 3 GHz) that the transients have, high-frequency layout techniques must be applied during PCB design.

- Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
- Use V_{CC} and ground planes to provide low-inductance.

Note

High-frequency currents follow the path of least inductance and not the path of least impedance.

- Design the protection components into the direction of the signal path. Do not force the transients currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the V_{CC} pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-k Ω to 10-k Ω pullup or pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) that reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to 200 mA.

11.2 Layout Example




Figure 11-1. Layout Example

11.3 Thermal Considerations for IC Packages

θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

θ_{JA} is **not** a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

θ_{JA} can be used to compare the thermal performance of packages when the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance and consists of a single trace layer 25-mm long and 2-oz thick copper. The high-k board gives best case in-use condition and consists of two 1-oz buried power planes with a single trace layer 25-mm long with 2-oz thick copper. A 4% to 50% difference in θ_{JA} can be measured between these two test cards.

θ_{JC} (Junction-to-Case Thermal Resistance) is defined as the difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate, to force heat to flow from the die through the mold compound and into the copper block.

θ_{JC} is a useful thermal characteristic when a heat sink is applied to package. It is NOT a useful characteristic to predict junction temperature, as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

θ_{JB} (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. θ_{JB} is only defined for the high-k test card.

θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see [Figure 11-2](#)).




Figure 11-2. Thermal Resistance

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 12-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65HVD3082E	Click here	Click here	Click here	Click here	Click here
SN75HVD3082E	Click here	Click here	Click here	Click here	Click here
SN65HVD3085E	Click here	Click here	Click here	Click here	Click here
SN65HVD3088E	Click here	Click here	Click here	Click here	Click here

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD3082EDG4	NRND	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		
SN65HVD3082EDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWN	Samples
SN65HVD3082EDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Samples
SN65HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Samples
SN65HVD3082EP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD3082	Samples
SN65HVD3082EPE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD3082	Samples
SN65HVD3085ED	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	
SN65HVD3085EDG4	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	
SN65HVD3085EDGK	NRND	VSSOP	DGK	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	
SN65HVD3085EDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	Samples
SN65HVD3085EDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Samples
SN65HVD3088ED	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	
SN65HVD3088EDG4	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	
SN65HVD3088EDGK	NRND	VSSOP	DGK	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	
SN65HVD3088EDGKG4	NRND	VSSOP	DGK	8	80	TBD	Call TI	Call TI	-40 to 85		
SN65HVD3088EDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN65HVD3088EDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN75HVD3082EDG4	NRND	SOIC	D	8	75	TBD	Call TI	Call TI	0 to 70		
SN75HVD3082EDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI SN NIPDAU	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD3082	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3085EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3085EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3088EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD3082EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN75HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	350.0	350.0	43.0
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
SN65HVD3082EDR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD3082EDR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD3082EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD3082EDR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD3085EDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
SN65HVD3085EDR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	350.0	350.0	43.0
SN65HVD3088EDR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD3082EDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
SN75HVD3082EDR	SOIC	D	8	2500	367.0	367.0	35.0
SN75HVD3082EDR	SOIC	D	8	2500	340.5	336.1	25.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65HVD3082EP	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD3082EPE4	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD3085ED	D	SOIC	8	75	507	8	3940	4.32
SN65HVD3085EDG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD3085EDGK	DGK	VSSOP	8	80	274	6.55	500	2.88
SN65HVD3085EDGK	DGK	VSSOP	8	80	331.47	6.55	3000	2.88
SN65HVD3088ED	D	SOIC	8	75	507	8	3940	4.32
SN65HVD3088EDG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD3088EDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
SN65HVD3088EDGK	DGK	VSSOP	8	80	331.47	6.55	3000	2.88
SN75HVD3082EP	P	PDIP	8	50	506	13.97	11230	4.32



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)


PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated