RENESAS

RL78/L12

RENESAS MCU

Datasheet

R01DS0157EJ0220 Rev.2.20 Mar 15, 2022

True low-power platform (62.5 μ A/MHz, and 0.64 μ A for operation with only RTC and LVD) for the LCD-based applications, with the on-chip LCD controller and driver, 8- to 32-Kbyte code flash memory, 1.6-V to 5.5-V operation, and 31 DMIPS at 24 MHz

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 μA, (LVD enabled): 0.31 μA
- Halt (RTC + LVD): 0.64 μA
- Supports snooze
- Operating: 62.5 µA/MHz
- LCD operating current (Capacitor split method): 0.12 μA
- LCD operating current (Internal voltage boost method): 0.63 μ A (V_{DD} = 3.0 V)

16-bit RL78 CPU Core

- Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Code Flash Memory

- Density: 8 KB to 32 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with flash shield window function

Data Flash Memory

- Data flash with background operation
- Data flash size: 2 KB size
- Erase cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM

- 1 KB and 1.5 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 24 MHz with +/- 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (-20°C to 85°C)
- Pre-configured settings: 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz & 1 MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)

LCD Controller/Driver

- Up to 35 seg x 8 com or 39 seg x 4 com
- Supports capacitor split method, internal voltage boost method and resistance division method
- Supports waveform types A and B
- Supports LCD contrast adjustment (16 steps)
- Supports LCD blinking

Direct Memory Access (DMA) Controller

- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- Up to $1 \times I^2C$ multi-master
- Up to 2 × CSI/SPI (7-, 8-bit)
- Up to 1 × UART (7-, 8-, 9-bit)
- Up to $1 \times LIN$

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog

- ADC: Up to 10 channels, 10-bit resolution, 2.1 μs conversion time
- Supports 1.6 V
- Internal reference voltage (1.45 V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock frequency detection
- ADC self-test

General Purpose I/O

- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature

- TA: -40 °C to +85 °C (A: Consumer applications)
- TA: -40 °C to +105 °C (G: Industrial applications)

Package Type and Pin Count

From 7mm x 7mm to 12mm x 12mm QFP: 32, 44, 48, 52, 64



O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/L12					
			32 pins	44 pins	48 pins	52 pins	64 pins	
32 KB	2 KB	1.5 KB ^{Note}	R5F10RBC	R5F10RFC	R5F10RGC	R5F10RJC	R5F10RLC	
16 KB	2 KB	1 KB ^{Note}	R5F10RBA	R5F10RFA	R5F10RGA	R5F10RJA	R5F10RLA	
8KB	2 KB	1 KB ^{Note}	R5F10RB8	R5F10RF8	R5F10RG8	R5F10RJ8	-	

Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.



1.2 List of Part Numbers




Figure 1-1. Part Number, Memory Size, and Package of RL78/L12



D'a		Data	Fields of	Ordering Part Number		
Pin count	Package	Data Flash	Application Note	Part Number	Packaging specification	RENESAS Code
32 pins	32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch)	Mounted	A	R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP	#V0, #X0 #10, #30, #50	PLQP0032GB-A
			G	R5F10RB8GFP, R5F10RBAGFP, R5F10RBCGFP		
44	44-pin plastic LQFP	Mounted	А	R5F10RF8AFP, R5F10RFAAFP,	#V0, #X0	PLQP0044GC-A
pins	(10 × 10 mm, 0.8 mm pitch)			R5F10RFCAFP	#10, #30, #50	PLQP0044GC-A/ PLQP0044GC-D
			G	R5F10RF8GFP, R5F10RFAGFP,	#V0, #X0	PLQP0044GC-A
				R5F10RFCGFP	#10, #30, #50	PLQP0044GC-A/ PLQP0044GC-D
48	48-pin plastic LFQFP	Mounted	А	R5F10RG8AFB, R5F10RGAAFB,	#V0, #X0	PLQP0048KF-A
pins	pins $(7 \times 7 \text{ mm}, 0.5 \text{ mm pitch})$			R5F10RGCAFB	#10, #30, #50	PLQP0048KB-B
			G	R5F10RG8GFB, R5F10RGAGFB,	#V0, #X0	PLQP0048KF-A
				R5F10RGCGFB	#10, #30, #50	PLQP0048KB-B
52 pins	52-pin plastic LQFP (10 \times 10 mm, 0.65 mm pitch)	Mounted	A	R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA	#V0, #X0 #10, #30, #50	PLQP0052JA-A
			G	R5F10RJ8GFA, R5F10RJAGFA, R5F10RJCGFA		
64	64-pin plastic HWQFN	Mounted	А	R5F10RLAANB, R5F10RLCANB	#U0, #W0	PWQN0064LA-A
pins	$(8 \times 8 \text{ mm}, 0.4 \text{ mm pitch})$				#00, #20, #40	PWQN0064LB-A
			G	R5F10RLAGNB, R5F10RLCGNB	#U0, #W0	PWQN0064LA-A
					#00, #20, #40	PWQN0064LB-A
	64-pin plastic LFQFP	Mounted	A	R5F10RLAAFB, R5F10RLCAFB	#V0, #X0	PLQP0064KF-A
	$(10 \times 10 \text{ mm}, 0.5 \text{ mm pitch})$				#10, #30, #50	PLQP0064KB-C
			G	R5F10RLAGFB, R5F10RLCGFB	#V0, #X0	PLQP0064KF-A
					#10, #30, #50	PLQP0064KB-C
	64-pin plastic LQFP	Mounted	А	R5F10RLAAFA, R5F10RLCAFA	#V0, #X0	PLQP0064JA-A
	$(12 \times 12 \text{ mm}, 0.65 \text{ mm pitch})$		G	R5F10RLAGFA, R5F10RLCGFA	#10, #30, #50	

Table 1-1.	List of O	ordering	Part	Numbers
------------	-----------	----------	------	---------


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3 Pin Configuration (Top View)

1.3.1 32-pin products

• 32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.2 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.3 48-pin products

• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)






Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.5 64-pin products

• 64-pin plastic HWQFN (8 × 8 mm, 0.4 mm pitch)



Cautions 1. Make EVss pin the same potential as Vss pin.


- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD pins and connect the Vss and EVss pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)
- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)



Cautions 1. Make EVss pin the same potential as Vss pin.

- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS


1.4 Pin Identification

ANIO, ANI1,		P130, P137:	Port 13
ANI16 to ANI23:	Analog Input	P140 to P147:	Port 14
AVREFM:	Analog Reference	PCLBUZ0, PCLBUZ1:	Programmable Clock
	Voltage Minus		Output/Buzzer Output
AVREFP:	Analog Reference	REGC:	Regulator Capacitance
	Voltage Plus	RESET:	Reset
CAPH, CAPL:	Capacitor for LCD	RTC1HZ:	Real-time Clock Correction Clock
COM0 to COM7,			(1 Hz) Output
EVDD:	Power Supply for Port	RxD0:	Receive Data
EVss:	Ground for Port	SCK00, SCK01,	
EXCLK:	External Clock Input	SCLA0:	Serial Clock Input/Output
	(Main System Clock)	SDAA0:	Serial Data Input/Output
EXCLKS:	External Clock Input	SEG0 to SEG38:	LCD Segment Output
	(Subsystem Clock)	SI00, SI01:	Serial Data Input
INTP0 to INTP7:	Interrupt Request From	SO00, SO01:	Serial Data Output
	Peripheral	TI00 to TI07:	Timer Input
KR0 to KR3:	Key Return	TO00 to TO07:	Timer Output
P10 to P17:	Port 1	TOOL0:	Data Input/Output for Tool
P20, P21:	Port 2	TOOLRxD, TOOLTxD:	Data Input/Output for External Device
P30 to P32:	Port 3	TxD0:	Transmit Data
P40 to P43:	Port 4	V _{DD} :	Power Supply
P50 to P54:	Port 5	VL1 to VL4:	LCD Power Supply
P60, P61:	Port 6	Vss:	Ground
P70 to P74:	Port 7	X1, X2:	Crystal Oscillator (Main System Clock)
P120 to P127:	Port 12	XT1, XT2:	Crystal Oscillator (Subsystem Clock)



1.5 Block Diagram


1.5.1 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).


RENESAS

1.5.2 44-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.3 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).


1.5.4 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

		Itom	22 nin	11 nin	18 nin	52 nin	(1 64 pip		
		Item	32-pin R5F10RBx	44-pin R5F10RFx	48-pin R5F10RGx	52-pin R5F10RJx	64-pin R5F10RLx		
_		(17)							
		n memory (KB)	8 to 32	8 to 32	8 to 32	8 to 32	16, 32		
Da	ita flash	memory (KB)	2	2	2	2	2		
RA	M (KB)		1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}		
Me	emory s	pace	1 MB						
sys	ain stem ock	High-speed system clock	HS (high-speed HS (high-speed LS (low-speed	amic) oscillation, I main) operation I main) operation main) operation: main) operation	: 1 to 20 MHz (V : 1 to 16 MHz (V 1 to 8 MHz (Vod	DD = 2.7 to 5.5 V DD = 2.4 to 5.5 V = 1.8 to 5.5 V),),		
		High-speed on-chip oscillator clock	HS (high-speed LS (low-speed	l main) operation main) operation:	: 1 to 16 MHz (V 1 to 8 MHz (V _{DD}	$\frac{1}{4} \text{ MHz} (V_{DD} = 1.6 \text{ to } 5.5 \text{ V}),$ $\frac{1}{4} \text{ MHz} (V_{DD} = 2.7 \text{ to } 5.5 \text{ V}),$ $\frac{1}{4} \text{ MHz} (V_{DD} = 2.4 \text{ to } 5.5 \text{ V}),$ $\frac{1}{4} \text{ Hz} (V_{DD} = 1.8 \text{ to } 5.5 \text{ V}),$ $\frac{1}{4} \text{ MHz} (V_{DD} = 1.6 \text{ to } 5.5 \text{ V}).$			
Su	bsysten	n clock	-	 XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): V_{DD} = 1.6 to 5.5 V 					
Low-speed on-chip oscillator clock			Internal oscillation 15 kHz (TYP.): V _{DD} = 1.6 to 5.5 V						
Ge	eneral-p	urpose register	8 bits \times 32 regis	sters (8 bits $ imes$ 8 r	egisters $ imes$ 4 bank	ks)			
Minimum instruction execution time		0.04167 μ s (High-speed on-chip oscillator clock: f _{IH} = 24 MHz operation)							
		0.05 µs (High-speed system clock: f _{MX} = 20 MHz operation)							
			30.5 μs (Subsystem clock: fsue = 32.768 kHz operation)						
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 							
		ber of I/O port pins and ated to drive an LCD	28	40	44	48	58		
	I/O port	Total	20	29	33	37	47		
		CMOS I/O	15	22	26	30	39		
		CMOS input	3	5	5	5	5		
		CMOS output	_	_	_	_	1		
		N-ch open-drain I/O (EV _{DD} tolerance)	2	2	2	2	2		
	Pins d	edicated to drive an LCD	8	11	11	11	11		
LC	D contr	oller/driver	-	boosting method are switchable.	d, capacitor split	method, and ext	ernal resistanc		
		Segment signal output	13	22 (18) Note 2	26 (22) Note 2	30 (26) Note 2	39 (35) Note 2		
					4 (8)				

Notes 1. In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

2. The values in parentheses are the number of signal outputs when 8 com is used.

	Item	32-pin	44-pin	48-pin	52-pin	64-pin	
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx	
Timer	16-bit timer	8 channels	8 channels	(with 1 channel r	emote control out	tput function)	
	Watchdog timer			1 channel			
	Real-time clock (RTC)			1 channel			
	12-bit interval timer (IT)			1 channel			
	Timer output	4 channels (PWM outputs: 3 ^{Note 1})	5 channels (PWM outputs: 4 ^{Note 1})	6 channels (PWM outputs: 5 ^{Note 1})	8 channels (PWN	1 outputs: 7 ^{Note :}	
	RTC output	-	1 • 1 Hz (subsyst	tem clock: fsuв =	32.768 kHz)		
Clock outpu	ut/buzzer output	1			2		
		(Main system) • 256 Hz, 512	n clock: fmain = 20	MHz operation)	/IHz, 5 MHz, 10 M kHz, 8.192 kHz, 1		
		32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)					
8/10-bit res	olution A/D converter	4 channels	7 channels	9 channels	, 10 channels	10 channels	
Serial interf	ace	CSI: 2 chann	el/UART (LIN-bu	s supported): 1 c			
l ² C b	us	1 channel	1 channel	1 channel	1 channel	1 channel	
Multiplier and divider/multiply- accumulator		 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 					
DMA contro	oller	2 channels					
Vectored in	terrupt Internal	23	23	23	23	23	
sources	External	4	6	7	7	9	
Key interrup	ot			4	•		
Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution ^{Note 2} Internal reset by RAM parity error Internal reset by illegal-memory access 					
Power-on-reset circuit		Power-on-reset: 1.51 ±0.04 V Power-down-reset: 1.50 ±0.04 V					
		Rising edge : 1.67 V to 4.06 V (14 stages) Falling edge : 1.63 V to 3.98 V (14 stages)					
Voltage det	ector						
	ector bug function						
	bug function	• Falling edge :	1.63 V to 3.98 V				

Notes 1. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).

 The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

RENESAS

2. ELECTRICAL SPECIFICATIONS (A, G: $T_A = -40$ to $+85^{\circ}$ C)

This chapter describes the electrical specifications for the products "A: Consumer applications ($T_A = -40$ to $+85^{\circ}C$)" and "G: Industrial applications (with $T_A = -40$ to $+85^{\circ}C$)".

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD, or EVss pin, replace EVDD with VDD, or replace EVss with Vss.



(1/3)

2.1 Absolute Maximum Ratings

	i italiigo (i	A = 20 0)		(1/3)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd	Vdd = EVdd	-0.5 to +6.5	V
	EVDD	VDD = EVDD	-0.5 to +6.5	V
	EVss		-0.5 to +0.3	V
REGC pin input voltage	Viregc	REGC	-0.3 to +2.8 and -0.3 to V_DD + $0.3^{\text{Note 1}}$	V
Input voltage	VI1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	-0.3 to EV_DD +0.3 and -0.3 to V_DD + 0.3 Note 2	V
	V ₁₂	P60, P61 (N-ch open-drain)	-0.3 to EV_DD +0.3 and -0.3 to V_DD + $0.3^{\text{Note 2}}$	V
	Vod Vod Vod Vod -0.5 to +6.5 EVod Vod EVod -0.5 to +6.5 -0.5 to +6.5 EVod Vod EVod -0.5 to +6.5 -0.5 to +6.5 EVss -0.5 to +0.3 -0.5 to +0.3 -0.5 to +0.3 ge Viresc REGC -0.3 to +2.8 and -0.3 to Vdd + 0.3 ^{Note 1} V11 P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 -0.3 to EVdd + 0.3 ^{Note 2} V12 P60, P61 (N-ch open-drain) -0.3 to EVdd + 0.3 and -0.3 to Vdd + 0.3 ^{Note 2} V13 P20, P21, P121 to P124, P137, EXCLK, EXCLK, EXCLKS, RESET -0.3 to EVdd + 0.3 and -0.3 to Vdd + 0.3 ^{Note 2} V01 P10 to P17, P30 to P32, P40 to P43, P50 to P54, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 -0.3 to EVdd + 0.3 and -0.3 to Vdd + 0.3 ^{Note 2} V02 P20, P21 -0.3 to EVdd + 0.3 and -0.3 to AVREF(+) + 0.3 and -0.3 to AVREF(+) + 0.3 and -0.3 to AVREF(+) + 0.3 VA12 ANI0, ANI1 -0.3 to Vdd + 0.3 and -0.3 to AVREF(+) + 0.3	V		
Output voltage	V ₀₁	P50 to P54, P60, P61, P70 to P74, P120,		V
	V ₀₂	P20, P21	-0.3 to VDD + 0.3 Note 2	V
Analog input voltage	Vaii	ANI16 to ANI23	-0.3 to AV _{REF} (+) + 0.3	V
	Vai2	ANIO, ANI1		V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - **3.** Do not exceed $AV_{REF(+)}$ + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AV_{REF(+)} : + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



(2/3)

Absolute Maximum Ratings (T_A = 25°C)

		•			•		
Parameter	Symbols		Conditions	Ratings	Unit		
LCD voltage	VL1	VL1 voltage ^{Note 1}		V₋1 voltage ^{Note 1}		–0.3 to +2.8 and –0.3 to V∟4 + 0.3	V
	VL2	VL2 voltage ^{Note 1}		–0.3 to VL4 + 0.3 $^{\rm Note~2}$	V		
	VL3 VL3 voltage ^{NC} VL4 VL4 voltage ^{NC}			–0.3 to VL4 + 0.3 Note 2	V		
			VL4 voltage ^{Note 1}		V		
	VLCAP	CAPL, CAPH vol	tage ^{Note 1}	–0.3 to VL4 + 0.3 $^{\rm Note~2}$	V		
	Vlout	COM0 to COM7, SEG0 to	External resistance division method	-0.3 to V _{DD} + 0.3 ^{Note 2}	V		
			Capacitor split method	-0.3 to V _{DD} + 0.3 ^{Note 2}			
		output voltage	Internal voltage boosting method	–0.3 to VL4 + 0.3 $^{\rm Note~2}$			

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μ F ± 30%) and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.

- 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss : Reference voltage



(3/3)

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Юн1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	Іон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	lol1	Per pin	P130, P140 to P147 -70 al of all pins 0 mA P10 to P14, P40 to P43, P120, P130, P140 to P147 -70 P130, P140 to P147 -100 P50 to P54, P70 to P74, P125 to P127 -100 pin P20, P21 -0.5 al of all pins -1 pin P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 40 pin P10 to P14, P40 to P43, P120, P140 to P147 70 al of all pins P10 to P14, P40 to P43, P120, P15 to P127, P130, P140 to P147 70 pin MA P10 to P14, P40 to P43, P120, P130, P140 to P147 70 pin MA P10 to P14, P40 to P43, P120, P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127 100 pin MA P20, P21 1 al of all pins P20, P21 1	mA	
	Image: Second		70	mA	
			P50 to P54, P60, P61,	100	mA
	IOL2	Per pin	P20, P21	1	mA
		Total of all pins]	2	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) ^{Note}	Ceramic resonator/ crystal resonator	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
		$2.4~V \leq V_{DD} \leq 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{DD} < 2.7~V$	1.0		8.0	MHz
		$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	1.0		4.0	MHz
XT1 clock oscillation frequency (fxt) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to **2.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

2.2.2 On-chip oscillator characteristics

(TA = -40 to $+85^{\circ}$ C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1		+1	%
clock frequency accuracy			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5		+5	%
		–40 to −20°C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to 2.4 AC Characteristics for instruction execution time.

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/5)

	, -		,	,				
Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	•	P10 to P17, P30 to P32, P40 P120, P125 to P127, P130,	, , ,			-10.0 Note 2	mA
		P120 P140 to P147	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-40.0	mA	
			$2.7~\text{V} \leq EV_{\text{DD}} < 4.0~\text{V}$			-8.0	mA	
			$1.8~\text{V} \leq EV_\text{DD} < 2.7~\text{V}$			-4.0	mA	
				$1.6~V \leq EV_{\text{DD}} < 1.8~V$			-2.0	mA
		Total of P15	to P17, P30 to P32,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-60.0	mA
			P70 to P74, P125 to P127	$2.7~\text{V} \leq \text{EV}_{\text{DD}} < 4.0~\text{V}$			-15.0	mA
		(vvnen duty	= 70% ^{Note 3})	$1.8~V \leq EV_{\text{DD}} < 2.7~V$			-8.0	mA
				$1.6~V \leq EV_{\text{DD}} < 1.8~V$			-4.0	mA
		Total of all pins (When duty = 70% ^{Note 3})					-100.0	mA
	Іон2	P20, P21	P20, P21 Per pin				-0.1	mA
			Total of all pins	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.

- 2. Do not exceed the total current value.
- **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoH = -40.0 mA

Total output current of pins = $(-40.0 \times 0.7)/(80 \times 0.01) \cong -35.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.



Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	Iol1		P10 to P17, P30 to P32, P 4, P70 to P74, P120, P125 47	-			20.0 Note 2	mA
		Per pin for P60, P61					15.0 Note 2	mA
		Total of P1	0 to P14, P40 to P43,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			70.0	mA
		-	0, P140 to P147	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			15.0	mA
		(When dut	y = 70% ^{Note 3})	$1.8~V \leq EV_{\text{DD}} < 2.7~V$			9.0	mA
				$1.6~V \leq EV_{\text{DD}} < 1.8~V$			4.5	mA
		Total of P1	5 to P17, P30 to P32,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			80.0	mA
			4, P60, P61, P70 to P74,	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			35.0	mA
		P125 to P1 (When dut	$y = 70\%^{\text{Note 3}}$	$1.8~V \leq EV_{\text{DD}} < 2.7~V$			20.0	mA
		(**********	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	$1.6~V \leq EV_{\text{DD}} < 1.8~V$			10.0	mA
			Total of all pins (When duty = 70% ^{Note 3})				150.0	mA
	IOL2	P20, P21	Per pin				0.4	mA
			Total of all pins	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			0.8	mA

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$



- **Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and I_{OL} = 70.0 mA

Total output current of pins = $(70.0 \times 0.7)/(80 \times 0.01) \approx 61.25$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



		(5					
Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EVDD		EVdd	V
	VIH2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	2.2		EVDD	V
		-	TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	2.0		EVDD	V
			TTL input buffer 1.6 V \leq EV _{DD} $<$ 3.3 V	1.50		EVDD	V
	Vінз	P20, P21		0.7V _{DD}		Vdd	V
	VIH4	P60, P61		0.7EV _{DD}		EVDD	V
	VIH5	P121 to P124, P137, EXCLK, EXCLK	0.8Vdd		Vdd	V	
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EVdd	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer 1.6 V \leq EV _{DD} < 3.3 V	0		0.32	V
	VIL3	P20, P21		0		0.3Vdd	V
	VIL4	P60, P61		0		0.3EV _{DD}	V
	VIL5	P121 to P124, P137, EXCLK, EXCLK	S, RESET	0		0.2Vdd	V

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$



Caution The maximum value of VIH of P10, P12, P15, P17 is EVDD, even in the N-ch open-drain mode.



(4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -10 \ mA \end{array} \end{array} \label{eq:eq:entropy}$	EVDD-1.5			V
		P125 to P127, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ mA \end{array} \end{array} \label{eq:eq:entropy}$	EVDD-0.7			V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH1}} = -2.0 \ \text{mA} \end{array}$	EV _{DD} -0.6			V
			$\label{eq:logit} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ I_{\mbox{OH1}} = -1.5 \mbox{ mA} \end{array}$	EV _{DD} -0.5			V
			$\label{eq:logit} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ I_{\mbox{OH1}} = -1.0 \mbox{ mA} \end{array}$	EVDD-0.5			V
	V _{OH2}	P20, P21	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh2 = -100 μ A	Vdd-0.5			V
Output voltage, low	Vol1	P50 to P54, P70 to P74, P120, loui				1.3	V
		P125 to P127, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \label{eq:DD}$			0.7	V
			$\label{eq:local_states} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ \\ I_{\text{OL1}} = 3.0 \ mA \end{array}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD}$			0.4	V
			$eq:local_$			0.4	V
			$1.6 \text{ V} \leq \text{EV}_{\text{DD}} < 5.5 \text{ V},$ $I_{\text{OL1}} = 0.3 \text{ mA}$			0.4	V
	Vol2	P20, P21	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	P60, P61	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ mA \end{array} \label{eq:DD}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array}$			0.4	V
			$\label{eq:loss} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$			0.4	V
			$\label{eq:loss} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array}$			0.4	V
			$1.6 \text{ V} \leq \text{EV}_{\text{DD}} < 5.5 \text{ V},$ $\text{Iol3} = 1.0 \text{ mA}$			0.4	V

Caution P10, P12, P15, P17 do not output high level in N-ch open-drain mode.



	, -		(0/0)					
Items	Symbol	Conditio	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ilih1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EVDD				1	μA
	ILIH2	P20, P21, P137, RESET	VI = VDD				1	μA
	Іцнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	ILIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EVss	Vi = EVss			-1	μA
		P20, P21, P137, RESET	VI = Vss				-1	μA
	Ililis	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up	Ruı	VI = EVss	SEGxx pc	SEGxx port				
resistance				$2.4~V \leq EV_{DD} = V_{DD} \leq 5.5~V$		20	100	kΩ
				$1.6~\text{V} \leq EV_\text{DD} = V_\text{DD} < 2.4~\text{V}$		30	100	kΩ
	Ru2			Ports other than above (Except for P60, P61, and P130)		20	100	kΩ

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(5/5)



2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/3)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed	fiH = 24 MHz ^{Note 3}	Basic	VDD = 5.0 V		1.5		mA
current		mode	main) mode ^{Note 5}		operation	VDD = 3.0 V		1.5		mA
Note 1					Normal	VDD = 5.0 V		3.3	5.0	mA
					operation	VDD = 3.0 V		3.3	5.0	mA
				fin = 16 MHz ^{Note 3}	Normal	VDD = 5.0 V		2.5	3.7	mA
					operation	VDD = 3.0 V		2.5	3.7	mA
			LS (low-speed	fin = 8 MHz ^{Note 3}	Normal	VDD = 3.0 V		1.2	1.8	mA
			main) mode ^{Note 5}		operation	VDD = 2.0 V		1.2	1.8	mA
			LV (low- voltage main) mode ^{Note 5}	fin = 4 MHz ^{Note 3}	Normal	VDD = 3.0 V		1.2	1.7	mA
					operation	V _{DD} = 2.0 V		1.2	1.7	mA
			HS (high-speed main) mode ^{Note 5}	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.4	mA
				$V_{DD} = 5.0 V$	operation	Resonator connection		3.0	4.6	mA
		1	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.4	mA	
			$V_{DD} = 3.0 V$	operation	Resonator connection		3.0	4.6	mA	
			f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.6	mA	
				$V_{DD} = 5.0 V$	operation	Resonator connection		1.8	2.6	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.6	mA
				$V_{DD} = 3.0 V$	operation	Resonator connection		1.8	2.6	mA
			LS (low-speed	f _{MX} = 8 MHz ^{Note 2} ,	Normal operation	Square wave input		1.1	1.7	mA
			main) mode ^{Note 5}	$V_{DD} = 3.0 V$		Resonator connection		1.1	1.7	mA
				f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	1.7	mA
				$V_{DD} = 2.0 V$	operation	Resonator connection		1.1	1.7	mA
			Subsystem	fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.5	4.9	μA
			clock operation	$T_A = -40^{\circ}C$	operation	Resonator connection		3.6	5.0	μA
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.6	4.9	μA
				T _A = +25°C	operation	Resonator connection		3.7	5.0	μA
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.7	5.5	μA
				T _A = +50°C	operation	Resonator connection		3.8	5.6	μA
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.8	6.3	μA
			Т	T _A = +70°C	operation	Resonator connection		3.9	6.4	μA
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.1	7.7	μA
				T _A = +85°C	operation	Resonator connection		4.2	7.8	μA

(Notes and Remarks are listed on the next page.)

- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



•					-			-	•
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		0.44	1.28	mA
CURRENT Note 1	Note 2	mode	main) mode Note 7		$V_{DD} = 3.0 V$		0.44	1.28	mA
				fi⊢ = 16 MHz ^{Note 4}	$V_{DD} = 5.0 V$		0.40	1.00	mA
					$V_{DD} = 3.0 V$		0.40	1.00	mA
			LS (low-speed	fin = 8 MHz Note 4	$V_{DD} = 3.0 V$		260	530	μA
		main) mode Note 7		$V_{DD} = 2.0 V$		260	530	μA	
		LV (low-voltage	$f_{IH} = 4 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 V$		420	640	μA	
		main) mode Note 7		$V_{DD} = 2.0 V$		420	640	μA	
		HS (high-speed	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA	
			main) mode ^{Note 7}	$V_{DD} = 5.0 V$	Resonator connection		0.45	1.17	mA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
			$V_{DD} = 3.0 V$	Resonator connection		0.45	1.17	mA	
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.26	0.67	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.26	0.67	mA
			LS (low-speed	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μA
			main) mode ^{Note 7}	$V_{DD} = 3.0 V$	Resonator connection		145	380	μA
				f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μA
				$V_{DD} = 2.0 V$	Resonator connection		145	380	μA
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.31	0.57	μA
			clock operation	$T_A = -40^{\circ}C$	Resonator connection		0.50	0.76	μA
				fsue = 32.768 kHz ^{Note 5}	Square wave input		0.37	0.57	μA
				$T_A = +25^{\circ}C$	Resonator connection		0.56	0.76	μA
				fsue = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.17	μA
				$T_A = +50^{\circ}C$	Resonator connection		0.65	1.36	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.57	1.97	μA
				$T_A = +70^{\circ}C$	Resonator connection		0.76	2.16	μA
				fsue = 32.768 kHz ^{Note 5}	Square wave input		0.85	3.37	μA
				T _A = +85°C	Resonator connection		1.04	3.56	μA
	DD3 ^{Note 6}	STOP	$T_A = -40^{\circ}C$				0.17	0.50	μA
		mode Note 8	T _A = +25°C				0.23	0.50	μA
			T _A = +50°C			0.32	1.10	μA	
			$T_A = +70^{\circ}C$				0.43	1.90	μA
			T _A = +85°C				0.71	3.30	μA

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(2/3)

(Notes and $\ensuremath{\textit{Remarks}}$ are listed on the next page.)

- **Notes 1.** Total current flowing into Vbb and EVbb, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: 1.8 V \leq V_DD \leq 5.5 V@1 MHz to 8 MHz
 - LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



(IA = -40 tO + 6)	85°C, 1.6	1.6 V \leq EV _{DD} = V _{DD} \leq 5.5 V, Vss = EVss = 0 V)						
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	_{FIL} Note 1					0.20		μΑ
RTC operating current	IRTC Notes 1, 2, 3	fmain is stopped				0.08		μA
12-bit interval timer current	I⊤ Notes 1, 2, 4					0.08		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	fı∟ = 15 kHz				0.24		μA
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed		$W_{REFP} = V_{DD} = 5.0 V$ de, AV_{REFP} = V_{DD} = 3.0 V		1.3 0.5	1.7 0.7	mA mA
A/D converter reference voltage current	ADREF Note 1					75.0		μA
Temperature sensor operating current	TMPS Note 1				75.0		μA	
LVD operating current	LVD Notes 1, 7							μA
Self- programming operating current	FSP Notes 1, 9					2.50	12.20	mA
BGO operating current	BGO Notes 1, 8					2.00	12.20	mA
LCD operating current	LCD1 Notes 11, 12	External resistance	division method	$V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.0 V$		0.04	0.20	μA
	LCD2 Note 11	Internal voltage boo	osting method	$V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.1 V (VLCD = 12H)$		1.12	3.70	μA
				$V_{DD} = EV_{DD} = 3.0 V$ $V_{L4} = 3.0 V (VLCD = 04H)$		0.63	2.20	μA
	LCD3 Note 11	Capacitor split met	hod	$V_{DD} = EV_{DD} = 3.0 \text{ V}$ $V_{L4} = 3.0 \text{ V}$		0.12	0.50	μA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is perfo	rmed Note 10		0.50	0.60	mA
operating current		The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD}$ = 3.0 V				1.20	1.44	mA
		CSI/UART operation	n			0.70	0.84	mA

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = EV_{SS} = 0 \text{ V})$



(Notes and $\ensuremath{\textit{Remarks}}$ are listed on the next page.)



- Notes 1. Current flowing to VDD.
 - 2. When high speed on-chip oscillator and high-speed system clock are stopped.
 - 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
 - 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
 - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
 - 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
 - 8. Current flowing only during data flash rewrite.
 - 9. Current flowing only during self programming.
 - **10.** For shift time to the SNOOZE mod.
 - 11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

The TYP. value and MAX. value are following conditions.

- When fsub is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **12.** Not including the current that flows through the external divider resistor when the external resistance division method is used.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - 4. Temperature condition of the TYP. value is TA = 25°C



2.4 AC Characteristics

2.4.1 Basic operation


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$


							1	T
Items					MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main system	HS (high-speed	$2.7V \le V_{DD} \le 5.5V$	0.04167		1	μS
instruction execution time)		clock (fmain) operation	main) mode	$2.4V{\leq}V_{DD}{<}2.7V$	0.0625		1	μS
		operation	LV (low voltage main) mode	e $1.6 V \le V_{DD} \le 5.5 V$	0.25		1	μS
			LS (low-speed main) mode	$1.8 V \le V_{DD} \le 5.5 V$	0.125		1	μS
		Subsystem clo operation	ock (fsub)	$1.8 V \le V_{DD} \le 5.5 V$	28.5	30.5	31.3	μS
		In the self	HS (high-speed	$1 2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0.04167		1	μS
		programming mode	main) mode	$2.4V{\leq}V_{DD}{<}2.7V$	0.0625		1	μS
		mode	LV (low voltage main) mode	e $1.8 V \le V_{DD} \le 5.5 V$	0.25		1	μS
			LS (low-speed main) mode	$1.8V \le V_{DD} \le 5.5V$	0.125		1	μS
External main system clock	fex	$2.7~V \leq V_{DD} \leq 3$	1.0		20.0	MHz		
frequency		$2.4 \text{ V} \le \text{V}_{\text{DD}}$ <			1.0		16.0	MHz
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$			1.0		8.0	MHz
		$1.6~V \leq V_{\text{DD}} <$	1.0		4.0	MHz		
	fexs				32		35	kHz
External main system clock input high-level width, low-level width	texh, texl	$2.7 \text{ V} \leq V_{DD} \leq 300 \text{ V}$		24			ns	
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 1$	$V \le V_{DD} < 2.7 V$					ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 1.8 \text{ V}$	2.4 V		60			ns
		$1.6~V \leq V_{\text{DD}} <$	1.8 V		120			ns
	texhs, texls				13.7			μS
TI00 to TI07 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns
TO00 to TO07 output frequency	fто	HS (high-spee	ed 4.0 V ≤	$\leq EV_{DD} \leq 5.5 \text{ V}$			16	MHz
		main) mode	2.7 V <	≤ EV _{DD} < 4.0 V			8	MHz
			2.4 V <	≤ EV _{DD} < 2.7 V			4	MHz
		LS (low-speed mode	l main) 1.8 V ⊴	$1.8 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$			4	MHz
		LV (low voltag main) mode	e 1.6 V ≤	$\leq EV_{DD} \leq 5.5 V$			2	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spee	ed 4.0 V ≤	$\leq EV_{DD} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V ≤	≤ EV _{DD} < 4.0 V			8	MHz
				≤ EV _{DD} < 2.7 V			4	MHz
		LS (low-speed mode	l main) 1.8 V ⊴	$\leq EV_{DD} \leq 5.5 V$			4	MHz
		LV (low-voltag	e 1.8 V <	$\leq EV_{DD} \leq 5.5 \text{ V}$			4	MHz
		main) mode		≤ EVdd < 1.8 V			2	MHz
Interrupt input high-level width,	tinth,	INTP0		$\leq V_{DD} \leq 5.5 \text{ V}$	1			μS
low-level width	t intl	INTP1 to INTP		$\leq EV_{DD} \leq 5.5 \text{ V}$	1			μS
Key interrupt input low-level width	t KR	KR0 to KR3	_	$\leq EV_{DD} \leq 5.5 V$	250			ns
			1.6 V ≤	≤ EV _{DD} < 1.8 V	1			μS
RESET low-level width	t RSL				10			μS


Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation








When the high-speed on-chip oscillator clock is selected

--- During self programming


---- When high-speed system clock is selected






TCY VS VDD (LV (low-voltage main) mode)

AC Timing Test Points




External System Clock Timing






TI/TO Timing





2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode) (TA = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol		Conditions	、 U	h-speed Mode	``	/-speed Mode	`	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 \	$V \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$		f мск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		4.0		1.3		0.6	Mbps
		1.8 \	$V \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$				fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 2$				1.3		0.6	Mbps
		1.6 \	$V \leq EV_{\text{DD}} = V_{\text{DD}} \leq 5.5 \text{ V}$						fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2						0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

24 MHz (2.7 V \leq VDD \leq 5.5 V)
16 MHz (2.4 V \leq VDD \leq 5.5 V)
8 MHz (1.8 V \leq VDD \leq 5.5 V)
4 MHz (1.6 V \leq VDD \leq 5.5 V)


Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T_A = -40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	(Conditions		h-speed Mode		/-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	2.7 V ≤ E\	$\prime_{\text{DD}} \leq 5.5 \text{ V}$	167 Note 1		500 Note 1		1000 Note 1		ns
		2.4 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$	250 Note 1		500 Note 1		1000 Note 1		ns
		1.8 V ≤ E\	$I_{DD} \leq 5.5 \text{ V}$			500 Note 1		1000 Note 1		ns
		1.6 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$					1000 Note 1		ns
SCKp high-/low-level width	tкнı, tк∟ı	4.0 V ≤ E\	$I_{DD} \leq 5.5 \text{ V}$	tксү1/2 – 12		tксү1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$	tксү1/2 – 18		tксү1/2 - 50		tксү1/2 - 50		ns
		2.4 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$	tксү1/2 - 38		tксү1/2 - 50		tксү1/2 − 50		ns
		1.8 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$			tксү1/2 - 50		tксү1/2 – 50		ns
		1.6 V ≤ E\	$\prime_{\text{DD}} \leq 5.5 \text{ V}$					tксү1/2 – 100		ns
SIp setup time (to SCKp \uparrow)	tsik1	$2.7 \text{ V} \leq \text{EV}$	$\prime_{\text{DD}} \leq 5.5 \text{ V}$	44		110		110		ns
Note 2		$2.4 \text{ V} \le \text{EV}$	$I_{\text{DD}} \leq 5.5 \text{ V}$	75		110		110		ns
		$1.8 \text{ V} \leq \text{EV}$	$I_{\text{DD}} \leq 5.5 \text{ V}$			110		110		ns
		$1.6 \text{ V} \le \text{EV}$	$I_{\text{DD}} \leq 5.5 \text{ V}$					220		ns
SIp hold time (from SCKp↑)	tksi1	$2.4 \text{ V} \le \text{EV}$	$I_{\text{DD}} \leq 5.5 \text{ V}$	19		19		19		ns
Note 3		$1.8 \text{ V} \le \text{EV}$	$I_{\text{DD}} \leq 5.5 \text{ V}$			19		19		
		$1.6 \text{ V} \le \text{EV}$	$f_{\text{DD}} \leq 5.5 \text{ V}$					19		
Delay time from SCKp \downarrow to	tkso1		$2.4~V \leq EV_{DD} \leq 5.5~V$		25		25		25	ns
SOp output Note 4		Note 5	$1.8~V \leq EV_{DD} \leq 5.5~V$				25		25	
			$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$						25	

Notes 1. For CSI00, set a cycle of 2/fмск or longer. For CSI01, set a cycle of 4/fмск or longer.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)

- Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01))

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) ($T_A = -40$ to $+85^{\circ}$ C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Cond	litions	HS (high main)	-	LS (low main)			-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 5}	tKCY2	$4.0~V \leq EV_{DD} \leq 5.5~V$	20 MHz < fмск	8/fмск						ns
			$f_{MCK} \leq 20 \ MHz$	6/fмск		6/fмск		6/fмск		ns
		$2.7~V \leq EV_{DD} < 4.0~V$	16 MHz < fмск	8/fмск						ns
			fмск \leq 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \leq EV_{DD} \leq 5.5~V$		6/fмск and 500		6/fмск		6/fмск		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 2.4 \text{ V}$				6/fмск		6/fмск		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						6/fмск		ns
SCKp high-/low-level width	tкн2, tк∟2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		tксү2/2 - 7		tксү2/2 - 7		tксү2/2 - 7		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$		tксү2/2 - 8		tксү2/2 - 8		tксү2/2 - 8		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		tксү2/2 – 18		tксү2/2 – 18		tксү2/2 – 18		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				tксү2/2 – 18		tксү2/2 – 18		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						tксү2/2 - 66		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsik2	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 30		1/fмск + 30		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 40		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 31		1/fмск + 31		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 250		ns

(Notes, Caution, and Remarks are listed on the next page.)



(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2) ($T_A = -40$ to $+85^{\circ}$ C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)


Parameter	Symbol	Cc			LS (low- speed main) Mode	LV (low- voltage main) Mode	Unit	Para meter	Symbol	Conditions
Delay time from SCKp↓ to SOp	tkso2	C = 30 pF ^{Note 4}	$4.0~V \leq EV_{DD} \leq 5.5~V$		2/fмск + 44		2/f _{мск} + 110		2/fмск + 110	ns
output ^{Note 3}			$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
			$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				2/fмск + 110		2/fмск + 110	ns
			$1.6 \text{ V} \leq \text{EV}_{\text{DD}} < 1.8 \text{ V}$						2/fмск + 220	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))







CSI mode connection diagram (during communication at same potential)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





2. m: Unit number, n: Channel number (mn = 00, 01)



(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(1/2)

Parameter	Symbol		Conc	litions	HS (high main)	•	LS (low main)	/-speed Mode	``	-voltage Mode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Reception	$\begin{array}{l} 4.0 \ V \leq EV \\ 2.7 \ V \leq V_b \end{array}$,		fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$			fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			2.4 V ≤ EV 1.6 V ≤ Vb	,		fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			$\begin{array}{l} 1.8 \ V \leq EV \\ 1.6 \ V \leq V_b \end{array}$					fмск/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3				1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- **2.** Use it with $EV_{DD} \ge V_b$.
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcL κ) are:

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(2/2)

Parameter	Symbol		Conditions		h-speed Mode	•	v-speed Mode	•	/-voltage) Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Transmission	$\begin{array}{l} 4.0 \; V \leq E V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$		2.8 ^{Note 2}		2.8 ^{Note 2}		2.8 ^{Note 2}	Mbps
			$2.7 V \le EV_{DD} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ $V_b = 2.3 \text{ V}$		1.2 ^{Note 4}		1.2 ^{Note 4}		1.2 ^{Note 4}	Mbps
			$2.4 V \le EV_{DD} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$		Note 6		Note 6		Note 6	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ $V_b = 1.6 \text{ V}$		0.43 ^{Note 7}		0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps
			$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$				Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V				0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Notes 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \,[\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

 This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer. 3. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate = $\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$ [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $EV_{DD} \ge V_b$.
- **6.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]


Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.


- 7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



 Remarks 1. R_b[Ω]:Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
 q: UART number (q = 0, 1), g: PIM and POM number (g = 1)

> fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(5) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	speed	high- I main) ode	LS (low main)	/-speed Mode	voltage	low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 2/f с∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200 Note 1		1150 Note 1		1150 Note 1		ns
			$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	300 Note 1		1150 Note 1		1150 Note 1		ns
SCKp high-level width	tкнı	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
			$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		ns
SCKp low-level width	tĸ∟1		\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V,	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
		-	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	tксү1/2 – 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 2}	tsıkı	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V,	58		479		479		ns
		-	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V,	121		479		479		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, hb = 1.4 kΩ	10		10		10		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, t _b = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 2}	tkso1		\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V,		60		60		60	ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, t _b = 2.7 kΩ		130		130		130	ns
SIp setup time (to SCKp↓) ^{Note 3}	tsik1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, h _b = 1.4 kΩ	23		110		110		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h _b = 2.7 kΩ	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 3}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, h _b = 1.4 k Ω	10		10		10		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, $h_{b} = 2.7 \text{ k}\Omega$	10		10		10		ns
Delay time from SCKp↑ to SOp output ^{Note 3}	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$		10		10		10	ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF, R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, $k_{\rm b} = 2.7 \ k_{\Omega}$		10		10		10	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(Notes, Caution and Remarks are listed on the next page.)



- Notes 1. For CSI00, set a cycle of 2/fmck or longer. For CSI01, set a cycle of 4/fmck or longer.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - **3.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
 g: PIM and POM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3) (T_A = -40 to +85°C, 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Conditions	speed	high- main) ode	``	/-speed Mode	voltage	low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	tксү1 ≥ 4/f с∟к		300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
			$\label{eq:VD} \begin{split} 2.4 & V \leq EV_{DD} < 3.3 \ V, \\ 1.6 & V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	1150		1150		1150		ns
			$\begin{split} & 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$			1150		1150		ns
SCKp high-level width	tкнı	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 30 \text{ pF}, \text{R}_{\text{b}} = 30 \text{ pF}$	5.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ	tксү1/2 – 75		tксү1/2 – 75		tксү1/2 - 75		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4$ $C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 3$	4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, = 2.7 kΩ	tксү1/2 - 170		tксү1/2 – 170		tксү1/2 – 170		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3$ $C_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 3$	3.3 V, 1.6 V ≤ V₅ ≤ 2.0 V, = 5.5 kΩ	tксү1/2 - 458		tксү1/2 - 458		t _{ксү1} /2 - 458		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 30 \text{ pF}, \text{ R}_{\text{b}} = 30 \text{ pF}, $	3.3 V, 1.6 V \leq Vb \leq 2.0 V $^{\text{Note}},$ = 5.5 k Ω			tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	tĸ∟ı	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 8 \\ C_{\rm b} = 30 \ pF, \ R_{\rm b} = \end{array}$	5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, = 1.4 kΩ	tксү1/2 - 12		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4 \\ C_b = 30 \ pF, \ R_b = 0 \end{array}$	4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, = 2.7 kΩ	tксү1/2 – 18		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 30 \text{ pF}, \text{ R}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 30 \text{ pF}$	3.3 V, 1.6 V ≤ V₅ ≤ 2.0 V, = 5.5 kΩ	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 30 \text{ pF}, \text{ R}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 30 \text{ pF}$	3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note} , = 5.5 kΩ			tксү1/2 - 50		tксү1/2 - 50		ns

Note Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-	LS	low-	LV	(low-	Unit
			speed	l main)	speed	main)	voltage	e main)	
			Mo	ode	Mo	ode	Mo	ode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	81		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177		479		479		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD} < 3.3 \; V, 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	479		479		479		ns
					479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	19		19		19		ns
		$\label{eq:V} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
		$ \begin{split} & 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $			19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		100		100		100	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		195		195		195	ns
		$\label{eq:V} \begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		483		483		483	ns
						483		483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	110		110		110		ns
		$ \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array} $			110		110		ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	speed	high- I main) ode	speed	(low- l main) ode	LV (low-) voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	19		19		19		ns
		$\label{eq:V} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
		$ \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array} $			19		19		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		25		25		25	ns
		$ \begin{split} & 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $				25		25	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


3. Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



^{2.} When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Parameter	Symbol	Con	ditions	speed	high- l main) ode		/-speed mode	voltage	low- e main) ode	Unit
			T	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	tkCY2	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$	20 MHz < fmck \leq 24 MHz	12/fмск						ns
		$2.7 V \le V_b \le 4.0 V$	8 MHz < fмск ≤ 20 MHz	10/fмск						ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск				ns
			fмск \leq 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7~V \leq EV_{\text{DD}} < 4.0~V,$	$20 \text{ MHz} < \text{fmck} \le 24 \text{ MHz}$	16/fмск						ns
		$2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	$16 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	14/fмск						ns
			8 MHz < fмск ≤ 16 MHz	12/fмск						ns
			4 MHz < fмск ≤ 8 MHz	8/f мск		16/fмск				ns
			fмск \leq 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.4~V \leq EV_{\text{DD}} < 3.3~V,$	$20 \text{ MHz} < \text{fmck} \le 24 \text{ MHz}$	36/fмск						ns
		$1.6 \ V {\le} V_b {\le} 2.0 \ V$	16 MHz < fмск ≤ 20 MHz	32/fмск						ns
			8 MHz < fмск ≤ 16 MHz	26/fмск						ns
			4 MHz < fмск ≤ 8 MHz	16/fмск		16/fмск				ns
			fмск≤4 MHz	10/fмск		10/f мск		10/fмск		ns
	$1.8 V \le EV_{DD} < 3.3 V,$ $1.6 V < V_b < 2.0 V^{Note 2}$	4 MHz < fмск ≤ 8 MHz			16/fмск				ns	
		$1.6~V {\le} V_b {\le} 2.0~V^{\text{Note}\text{2}}$	fмск≤4 MHz			10/fмск		10/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$4.0~V \le EV_{\text{DD}} \le 5.5~V$	$V, 2.7 \text{ V} \le V_b \le 4.0 \text{ V}$	tксү2/2 – 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	tксү2/2 – 18		tксү2/2 - 50		tксү2/2 - 50		ns	
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$	', 1.6 V \le V _b \le 2.0 V	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}^{\text{No}}$				tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 3}	tsik2	$4.0 \text{ V} \le \text{EV}_{\text{DD}} < 5.5 \text{ V}$	$^{\prime},2.7$ V \leq V_b \leq 4.0 V	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	$V, 2.3 \text{ V} \le V_b \le 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$	', 1.6 V \leq V _b \leq 2.0 V	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{No}} \end{array}$				1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) ^{Note 4}	tksi2	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} < 5.5 \text{ V}$	$V, 2.7 \text{ V} \le V_b \le 4.0 \text{ V}$	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
	$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$	$2.7 \text{ V} \leq EV_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \leq V_{\text{b}} \leq 2.7 \text{ V}$			1/fмск + 31		1/fмск + 31		ns	
	2.4 \	$2.4 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V$				1/fмск + 31		1/fмск+ 31		ns
	$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$ $1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Not}}$			31		1/fмск + 31		1/fмск + 31		ns

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(Notes, Caution and Remarks are listed on the next page.)


$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$										
Parameter	Symbol	Conditions	HS (high- speed main) mode		LS (low-speed main) mode		LV (low- voltage main) mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Delay time from SCKp \downarrow to SOp output Note 5	tkso2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns	
		$\label{eq:V_def} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns	
		$\label{eq:V_def} \begin{split} 2.4 \ V &\leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns	
		$\begin{split} & 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$				2/fмск + 573		2/fмск + 573	ns	

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps


- **2.** Use it with $EV_{DD} \ge V_b$.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)





- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

2.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	(Conditions	speed	HS (high- speed main) Mode		LS (low-speed main) Mode		LV (low- voltage main) Mode	
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	fsc∟	Standard	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz
		mode: fc∟k≥ 1 MHz	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	
			$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$			0	100	0	100	
			$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$					0	100	
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4 \text{ V} \leq EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$						4.7		
Hold time Note 1	thd:sta	$2.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		4.0		4.0		
		$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$				4.0		4.0		
		$1.6~V \leq EV_{DD} \leq 5.5~V$						4.0		
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.7		4.7		4.7		μs
		$2.4 \text{ V} \leq EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 V \le EV_{DD} \le$	≤ 5.5 V					4.7		
Hold time when SCLA0 = "H" thigh		$2.7 \text{ V} \leq EV_{DD} \leq$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4~V \leq EV_{DD} \leq 5.5~V$		4.0		4.0		4.0		
		$1.8~V \leq EV_{DD} \leq 5.5~V$				4.0		4.0		
		$1.6 V \le EV_{DD} \le$	≤ 5.5 V					4.0		
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{DD} \leq 5.5~V$		250		250		250		ns
		$2.4~V \leq EV_{DD} \leq 5.5~V$		250		250		250		
		$1.8 \text{ V} \leq EV_{DD} \leq$	≤ 5.5 V			250		250		
		$1.6 V \le EV_{DD} \le$	≤ 5.5 V					250		
Data hold time (transmission)Note 2	thd:dat	$2.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μS
		$2.4 \text{ V} \leq EV_{DD} \leq$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	
		$1.8 V \le EV_{DD}$	≤ 5.5 V			0	3.45	0	3.45	
		$1.6 V \le EV_{DD}$	≤ 5.5 V					0	3.45	
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq EV_{DD} \leq$	≤ 5.5 V	4.0		4.0		4.0		μS
		$2.4 \text{ V} \leq EV_{DD} \leq$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V			4.0		4.0		
		$1.6 V \le EV_{DD} \le$	≤ 5.5 V					4.0		
Bus-free time	t BUF	$2.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		μS
		$2.4 V \le EV_{DD} \le$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 V \le EV_{DD} \le$	≤ 5.5 V					4.7		

(Notes and Remark are listed on the next page.)

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$



(2) I²C fast mode

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions		HS (high- speed main) Mode		LS (low-speed main) Mode		LV (low- voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	0	400	0	400	kHz
		fc∟κ≥ 3.5 MHz	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	0	400	0	400	
			$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$			0	400	0	400	
Setup time of restart condition	tsu:sta	$2.7~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		μs
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		
		$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$				0.6		0.6		
Hold time Note 1	thd:sta	$2.7~V \leq EV_{\text{DD}}$	\leq 5.5 V	0.6		0.6		0.6		μS
		$2.4~V \leq EV_{DD} \leq 5.5~V$		0.6		0.6		0.6		
		$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$				0.6		0.6		
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		1.3		1.3		1.3		μS
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	1.3		1.3		1.3		
		$1.8 \ V \leq EV_{\text{DD}}$	\leq 5.5 V			1.3		1.3		
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{\text{DD}}$	\leq 5.5 V	0.6		0.6		0.6		μS
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		0.6		0.6		0.6		
		$1.8~V \leq EV_{\text{DD}}$	\leq 5.5 V			0.6		0.6		
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		100		100		100		ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		100		100		100		
		$1.8~V \leq EV_{\text{DD}}$	\leq 5.5 V			100		100		
Data hold time (transmission)Note 2	thd:dat	$2.7~V \leq EV_{\text{DD}}$	\leq 5.5 V	0	0.9	0	0.9	0	0.9	μS
		$2.4~V \leq EV_{\text{DD}}$	\leq 5.5 V	0	0.9	0	0.9	0	0.9	
		$1.8~V \le EV_{\text{DD}}$	\leq 5.5 V			0	0.9	0	0.9	
Setup time of stop condition	tsu:sto	$2.7~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		μS
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		0.6		0.6		0.6		
		$1.8 \ V \leq EV_{\text{DD}}$	$\leq 5.5 \text{ V}$			0.6		0.6		
Bus-free time	t BUF	$2.7~V \leq EV_{\text{DD}}$	$\leq 5.5 \text{ V}$	1.3		1.3		1.3		μS
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		1.3		1.3		1.3		
		$1.8 \ V \leq EV_{DD}$	≤ 5.5 V			1.3		1.3		

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



(3) I²C fast mode plus


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Cor			h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
		MIN. MAX. MIN. MAX. MIN. M		MAX.						
SCLA0 clock frequency	fsc∟	Fast mode plus: $2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ fclk \ge 10 MHz		0	1000	—		—		kHz
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	$1.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			_		—		μS
Hold time ^{Note 1}	thd:sta	$2.7~V \leq EV_{\text{DD}} \leq 5.5$	$.7 \text{ V} \leq EV_{DD} \leq 5.5 \text{ V}$			_	_			μs
Hold time when SCLA0 = "L"	t LOW	$2.7 \text{ V} \leq EV_{\text{DD}} \leq 5.5$	$2.7 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$			—		—		μS
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	$2.7 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$			—		—		μS
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	5 V	50				_	μS	
Data hold time (transmission) ^{Note 2}	t hd:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	5 V	0	0.45	_	_	_	_	μS
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			_	_	_	_	μS
Bus-free time	tb∪F	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.8$	$2.7~V \leq EV_{DD} \leq 5.5~V$					—		μS

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing





2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage	
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = VBGR
Input channel	Reference voltage (-) = AVREFM	Reference voltage (-) = Vss	Reference voltage (-) = AVREFM
ANIO, ANI1	_	Refer to 2.6.1 (3).	Refer to 2.6.1 (4) .
ANI16 to ANI23	Refer to 2.6.1 (2) .		
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1) .		_

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 10^{\circ}\text{C}, 10^{\circ}C$
AVREFP, Reference voltage (–) = AVREFM = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±3.5	LSB
		AVREFP = VDD Note 3	$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 4}}$		1.2	±7.0	LSB
Conversion time	t CONV	Target pin: Internal reference	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
voltage, sensor			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
	voltage, and temperature sensor output voltage (HS	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs	
		(high-speed main) mode)					
Zero-scale error ^{Notes 1, 2} E _{ZS}	E _{zs}	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±0.25	%FSR
			$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.25	%FSR
			$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Integral linearity	ILE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±2.5	LSB
error ^{Note 1}		$AV_{REFP} = V_{DD} Note 3$	$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 4}}$			±5.0	LSB
Differential linearity	DLE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±1.5	LSB
error ^{Note 1}		$AV_{REFP} = V_{DD} Note 3$	$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 4}}$			±2.0	LSB
Analog input voltage	Vain	Internal reference voltage (2.4 V \leq V_{DD} \leq 5.5 V, HS (high-		$V_{BGR} ^{\text{Note 5}}$		V	
	Vbgr	• •	Temperature sensor output voltage 2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)				V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When AVREFP < VDD, the MAX. values are as follows.
- Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

- 4. Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

(2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ V}, \text{Reference voltage (+)}$
AVREFP, Reference voltage (–) = AVREFM = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
		$AV_{REFP} = EV_{DD} = V_{DD} Note 3$	$\begin{array}{l} 1.6 \ V \leq AV_{\text{REFP}} \leq 5.5 \ V \\ \text{Note 4} \end{array}$		1.2	±8.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V \text{DD} \le 5.5~V$	2.125		39	μs
		$AV_{REFP} = EV_{DD} = V_{DD} Note 3$	$D = V_{DD} \text{ Note 3} $ 2.7 V \leq VDD \leq 5.5 V			39	μS
		$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$		17		39	μS
			$1.6~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	57		95	μS
Zero-scale error ^{Notes 1, 2} E	Ezs	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
		$AV_{REFP} = EV_{DD} = V_{DD} Note 3$	$\begin{array}{l} 1.6 \ V \leq AV_{\text{REFP}} \leq 5.5 \ V \\ \text{Note 4} \end{array}$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
		$AV_{REFP} = EV_{DD} = V_{DD} Note 3$	$\begin{array}{l} 1.6 \ V \leq AV_{\text{REFP}} \leq 5.5 \ V \\ \text{Note 4} \end{array}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \le AV_{\text{REFP}} \le 5.5~V$			±3.5	LSB
		$AV_{REFP} = EV_{DD} = V_{DD} Note 3$	$\begin{array}{l} 1.6 \ V \leq AV_{REFP} \leq 5.5 \ V \\ \textbf{Note 4} \end{array}$			±5.0 ±8.5 39 39 39 40.35 ±0.35 ±0.60 ±0.60	LSB
Differential linearity error	DLE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±2.0	LSB
Note 1	Note 1 AVREFP = EVDD = VDD No	$AV_{REFP} = EV_{DD} = V_{DD} Note 3$	$\begin{array}{l} 1.6 \ V \leq AV_{\text{REFP}} \leq 5.5 \ V \\ \text{Note 4} \end{array}$			±2.5	LSB
Analog input voltage	VAIN			0		and	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AVREFP < EVDD = VDD, the MAX. values are as follows. Overall error: Add ±4.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AVREFP = VDD. Integral linearity error/Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.
- 4. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = V_{DD},$	Reference voltage (-)
= Vss)	

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±7.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V_{\text{DD}} \leq 5.5 \ V \\ \text{Note 3} \end{array}$		1.2	±10.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V_{\text{DD}} \le 5.5~V$	2.125		39	μS
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	57		95	μS
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \ V \leq V_{\text{DD}} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \ V \leq V_{\text{DD}} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±4.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V_{\text{DD}} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±2.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V_{\text{DD}} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±2.5	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		Vdd	V
		ANI16 to ANI23		0		EVDD	V
		Internal reference voltage (2.4 V \leq V_DD \leq 5.5 V, HS (hig	ze voltage V _{BGR} Note 4 .5 V, HS (high-speed main) mode)			V	
		Temperature sensor output (2.4 V \leq V _{DD} \leq 5.5 V, HS (hig	•		V _{TMPS25} Note 4		

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

(T_A = -40 to +85°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = V_{BGR} ^{Note 3}, Reference voltage (-) = AV_{REFM} ^{Note 4} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
- **4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.

2.6.2 Temperature sensor/internal reference voltage characteristics

Parameter Symbol Conditions MIN. TYP. MAX. Unit Temperature sensor output voltage VTMPS25 Setting ADS register = 80H, T_A = +25°C 1.05 V 1.45 V Internal reference voltage V_{BGR} Setting ADS register = 81H 1.38 1.5 Temperature coefficient **F**VTMPS Temperature sensor that depends on the -3.6 mV/°C temperature Operation stabilization wait time 5 t_{AMP} μS

(TA = -40 to +85°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V) (HS (high-speed main) mode)




<R> 2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	The power supply voltage is rising.	1.47	1.51	1.55	V
	VPDR	The power supply voltage is falling.	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	TPW		300			μS

Note Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





2.6.4 LVD circuit characteristics

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	V
		VLVD1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		VLVD2	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		VLVD8	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		VLVD9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pu	ulse width	tLw		300			μS
Detection d	elay time	tLD				300	μS



LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit		
Interrupt and reset	VLVDA0	Vpoc2,	VPOC1, VPOC0 = 0, 0, 0	, falling reset voltage	1.60	1.63	1.66	V		
mode	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V		
				Falling interrupt voltage	1.70	1.73	1.77	V		
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V		
				Falling interrupt voltage	1.80	1.84	1.87	V		
	V LVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V		
				Falling interrupt voltage	2.80	2.86	2.91	V		
	VLVDB1	VPOC2,	, VPOC1, VPOC0 = 0, 0, 1	, falling reset voltage	1.80	1.84	1.87	V		
	VLVDB2		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V		
				Falling interrupt voltage	1.90	1.94	1.98	V		
	VLVDB3		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V		
VLVDB4			Falling interrupt voltage	2.00	2.04	2.08	V			
		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V			
			Falling interrupt voltage	3.00	3.06	3.12	V			
	VLVDC0	VLVDC0	VLVDC0	VPOC2,	, VPOC1, VPOC0 = 0, 1, 0	, falling reset voltage	2.40	2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V		
				Falling interrupt voltage	2.50	2.55	2.60	V		
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V		
				Falling interrupt voltage	2.60	2.65	2.70	V		
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V		
				Falling interrupt voltage	3.60	3.67	3.74	V		
	VLVDD0	VPOC2,	, VPOC1, VPOC0 = 0, 1, 1	, falling reset voltage	2.70	2.75	2.81	V		
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V		
				Falling interrupt voltage	2.80	2.86	2.91	V		
	VLVDD2]	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V		
				Falling interrupt voltage	2.90	2.96	3.02	V		
	VLVDD3]	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V		
				Falling interrupt voltage	3.90	3.98	4.06	V		

2.6.5 Supply voltage rise time

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 2.4 AC Characteristics.

2.7 LCD Characteristics

2.7.1 Resistance division method

(1) Static display mode

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		Vdd	V

(2) 1/2 bias method, 1/4 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		Vdd	V

(3) 1/3 bias method

$(T_A = -40 \text{ to } +85^{\circ}C, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



2.7.2 Internal voltage boosting method

(1) 1/3 bias method

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		$= 0.47 \ \mu F$	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} =	= 0.47 <i>µ</i> F	2 V∟1 – 0.1	2 VL1	2 V _{L1}	V
Tripler output voltage	VL4	C1 to C4 ^{Note 1} =	= 0.47 <i>μ</i> F	3 V∟1 - 0.15	3 VL1	3 VL1	V
Reference voltage setup time Note 2	t∨wai⊤1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} =	= 0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V_{L1} and GND

C3: A capacitor connected between V_{L2} and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F {\pm} 30\%$

- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- **3.** This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1 Note 4	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C5 ^{Note 1} =	0.47 μF	2 V _{L1} - 0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C5 ^{Note 1} =	0.47 μF	3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4 Note 4	C1 to C5 ^{Note 1} =	0.47 μF	4 V _{L1} - 0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	t∨wait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL3 and GND
- C5: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \ \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. VL4 must be 5.5 V or lower.

2.7.3 Capacitor split method

1/3 bias method

(TA = -40 to +85°C, 2.2 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 μ F ^{Note 2}		Vdd		V
V∟₂ voltage	Vl2	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 VL4	2/3 V _{L4} + 0.1	V
V∟1 voltage	V _{L1}	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V _{L4} - 0.1	1/3 VL4	1/3 V _{L4} + 0.1	V
Capacitor split wait time ^{Note 1}	t vwait		100			ms



- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between V_{L1} and GND
 - C3: A capacitor connected between V_{L2} and GND
 - C4: A capacitor connected between V_{L4} and GND
 - $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$




2.8 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



2.9 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		TYP.	MAX.	Unit
System clock frequency	fclk	$1.8 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1		24	MHz
Number of code flash rewrites Note 1, 2, 3	Cerwr	Retained for 20 years T _A = 85°C	1,000			Times
Number of data flash rewrites Note 1, 2, 3		Retained for 1 year T _A = 25°C		1,000,000		
		Retained for 5 years T _A = 85°C	100,000			
		Retained for 20 years T _A = 85°C	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

- The retaining years are until next rewrite after the rewrite.
- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

Remark When updating data multiple times, use the flash memory as one for updating data.

2.10 Dedicated Flash Memory Programmer Communication (UART)

(TA = -40 to +85°C, 1.8 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115,200		1,000,000	bps



RL78/L12

2.11 Timing Specifications for Switching Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after a reset is released during this period.
 - tsu: Time to release the external reset after the TOOL0 pin is set to the low level
 - thD: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



3. ELECTRICAL SPECIFICATIONS (G: $T_A = -40$ to $+105^{\circ}$ C)

This chapter describes the electrical specifications for the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)".

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.
 - For derating with T_A = +85 to +105°C, contact our Sales Division or the vender's sales division.
 Derating means the specified reduction in an operating parameter to improve reliability.



Parameter	Арр	lication
	A: Consumer applications, G: Industrial applications (with $T_A = -40$ to $+85^{\circ}C$)	G: Industrial applications
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz	$2.7~V \leq V_{\text{DD}} \leq 5.5~V@1~\text{MHz}$ to 32 MHz
	2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz	2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz	
	LV (low-voltage main) mode:	
	1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator clock	1.8 V \leq V_DD \leq 5.5 V:	$2.4~V \leq V_{\text{DD}} \leq 5.5~V;$
accuracy	±1.0%@ T _A = -20 to +85°C	±2.0%@ T _A = +85 to +105°C
	±1.5%@ T _A = -40 to -20°C	±1.0%@ T _A = -20 to +85°C
	$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$:	$\pm 1.5\%$ @ T _A = -40 to -20°C
	±5.0%@ T _A = -20 to +85°C	
	±5.5%@ T _A = -40 to -20°C	
Serial array unit	UART	UART
	CSI00: fclk/2 (supporting 16 Mbps), fclk/4	CSI00: fclк/4
	CSI01	CSI01
	Simplified I ² C communication	Simplified I ² C communication
IICA	Normal mode	Normal mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V	Rise detection voltage: 2.61 V to 4.06 V
	(14 levels)	(8 levels)
	Fall detection voltage: 1.63 V to 3.98 V	Fall detection voltage: 2.55 V to 3.98 V
	(14 levels)	(8 levels)

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)" and the products "A: Consumer applications, and G: Industrial applications ($T_A = -40$ to $+85^{\circ}C$)".

Remark The electrical characteristics of the products G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$) are different from those of the products "A: Consumer applications, and G: Industrial applications (only with $T_A = -40$ to $+85^{\circ}C$)". For details, refer to **3.1** to **3.11**.



(1/3)

3.1 Absolute Maximum Ratings

	i la linge (i i	· - =• •)		(1/3)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd	Vdd = EVdd	-0.5 to +6.5	V
	EVDD	Vdd = EVdd	-0.5 to +6.5	V
	EVss		-0.5 to +0.3	V
REGC pin input voltage	Viregc	REGC	-0.3 to +2.8 and -0.3 to $V_{\rm DD}$ + 0.3 $^{Note\ 1}$	V
	VI1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	-0.3 to EV_DD + 0.3 and -0.3 to V_DD + $0.3^{\text{Note 2}}$	V
	V ₁₂	P60, P61 (N-ch open-drain)	-0.3 to EV _{DD} + 0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V
	V ₁₃	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Output voltage	Vo1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	-0.3 to EV _{DD} + 0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V
	V ₀₂	P20, P21	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Analog input voltage	Val1	ANI16 to ANI23	-0.3 to EV _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 ^{Notes 2, 3}	V
	Vai2	ANIO, ANI1	-0.3 to V_DD + 0.3 and -0.3 to AV_{REF}(+) + 0.3 ^{Notes 2, 3}	V

Notes 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

- 2. Must be 6.5 V or lower.
- 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - 2. AVREF (+) : + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



(2/3)

Absolute Maximum Ratings (T_A = 25°C)

	J						
Parameter	Symbols		Conditions	Ratings	Unit		
LCD voltage V _{L1}	VL1	VL1 voltage ^{Note 1}		–0.3 to +2.8 and –0.3 to V∟4 + 0.3	V		
	VL2	VL2 voltage ^{Note 1}		-0.3 to V _{L4} + 0.3 ^{Note 2}	V		
VL3 VL4 VLCAP VLOUT	VL3 voltage ^{Note 1}		–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	V			
	VL4	V∟₄ voltage ^{Note 1}		-0.3 to +6.5	V		
	VLCAP	CAPL, CAPH voltage ^{Note 1}		–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	V		
	Vlout	COM0 to COM7, SEG0 to	External resistance division method	-0.3 to V _{DD} + 0.3 ^{Note 2}	V		
		SEG38,	Capacitor split method	-0.3 to Vdd + 0.3 Note 2			
		output voltage	Internal voltage boosting method	-0.3 to VL4 + 0.3 Note 2			

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μ F ± 30%) and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.

- 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss : Reference voltage



Absolute Maximum Ratings (T_A = 25°C)

(3/3)

	9- ((0/0)
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147		-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	Іон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	Iol1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	Iol2	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation	on mode	-40 to +105	°C
temperature		In flash memory p	programming mode		
Storage temperature	Tstg			-65 to +150	°C

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
XT1 clock oscillation frequency (fxT) ^{Note}	Crystal resonator		32	32.768	35	kHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to **3.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fıн			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1		+1	%
clock frequency accuracy		-40 to -20°C	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	-1.5		+1.5	%
		+85 to +105°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to 3.4 AC Characteristics for instruction execution time.



3.3 DC Characteristics

3.3.1 Pin characteristics

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/5)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P10 to P17 P70 to P74, P120, P1					-3.0 Note 2	mA
		Total of P10 to P14, P40 to P43, P120,		$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-30.0	mA
		P130, P140 to P147	a 3\	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-8.0	mA
		(When duty = 70% ^{Note}	()	$2.4~V \leq EV_{\text{DD}} < 2.7~V$			-4.0	mA
		Total of P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127		$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-30.0	mA
				$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-15.0	mA
		(When duty = 70% ^{Note}	()	$2.4~V \leq EV_{\text{DD}} < 2.7~V$			-8.0	mA
		Total of all pins (When duty = 70% ^{Note}	· ³)				-60.0	mA
	Іон2	P20, P21	Per pin				-0.1	mA
			Total of all pins	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- **Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoH = -30.0 mA

Total output current of pins = $(-30.0 \times 0.7)/(80 \times 0.01) \cong -26.25$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.



			,	,				•
Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	Iol1		10 to P17, P30 to P32, P40 P120, P125 to P127, P130	, , ,			8.5 Note 2	mA
		Per pin for P	60, P61				15.0 Note 2	mA
		Total of P10	to P14, P40 to P43, P120,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			40.0	mA
		· ·	P130, P140 to P147				15.0	mA
		(When duty =	= 70% ^{Note s})	$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$			9.0	mA
		Total of P15	to P17, P30 to P32, P50	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			40.0	mA
				$2.7~\text{V} \leq EV_\text{DD} < 4.0~\text{V}$			35.0	mA
		P125 to P12 (When duty =	-	$2,4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$			20.0	mA
		Total of all pir (When duty =					80.0	mA
	IOL2	P20, P21	Per pin				0.4	mA
			Total of all pins	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			0.8	mA

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$



Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.

- 2. Do not exceed the total current value.
- 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 80% and IoL = 40.0 mA

Total output current of pins = $(40.0 \times 0.7)/(80 \times 0.01) \approx 35.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



TA = -40 10 + 1	05 0, 2.4			(3/5			
Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	Vih1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV _{DD}		EVDD	V
	VIH2	P10, P11, P15, P16	TTL input buffer $4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	2.2		EVdd	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	2.0		EVDD	V
			TTL input buffer $2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$	1.50		EVDD	V
	Vінз	P20, P21	0.7Vdd		Vdd	V	
	VIH4	P60, P61		0.7EV _{DD}		EVDD	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS	, RESET	0.8Vdd		Vdd	V
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20, P21		0		0.3Vdd	V
	VIL4	P60, P61		0		0.3EV _{DD}	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS	, RESET	0		0.2Vdd	V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$



Caution The maximum value of VIH of pins P10, P12, P15, and P17 is EVDD, even in the N-ch open-drain mode.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV _{DD} – 0.7			V
		P125 to P127, P130, P140 to P147	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH1}} = -2.0 \ \text{mA} \end{array}$	EV _{DD} – 0.6			V
			$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$	EV _{DD} – 0.5			V
	Voh2	P20, P21	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh2 = -100 μ A	$V_{\text{DD}}-0.5$			V
Output voltage, low	Vol1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:electropy}$			0.7	V
		P125 to P127, P130, P140 to P147	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD}$			0.4	V
			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 0.6 \ mA \end{array} \label{eq:DD}$			0.4	V
	Vol2	P20, P21	$\begin{array}{l} \text{2.4 V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},\\ \text{Iol2} = 400 \ \mu \text{ A} \end{array}$			0.4	V
-	Vol3	³ P60, P61	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ mA \end{array} \end{array} \label{eq:eq:entropy}$			2.0	V
			$\label{eq:VDD} \begin{array}{l} 4.0 \mbox{ V} \leq EV_{DD} \leq 5.5 \mbox{ V}, \\ I_{OL3} = 5.0 \mbox{ mA} \end{array}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD}$			0.4	V
			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array} \label{eq:DD}$			0.4	V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$



Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.



•	,	,		/				(0/0
Items	Symbol	Conditio		MIN.	TYP.	MAX.	Unit	
Input leakage current, high	ILIH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EVDD	VI = EV _{DD}			1	μA
	Ілна	P20, P21, P137, RESET VI = VDD					1	μA
Іцнз		P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	ILIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EVss				-1	μA
	ILIL2	P20, P21, P137, RESET	VI = Vss				-1	μA
	Іліцз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = Vss	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up	Ruı	VI = EVss	SEGxx po	rt				
resistance			2.4 V ≤ I	$EV_{DD} = V_{DD} \le 5.5 \text{ V}$	10	20	100	kΩ
	Ru2			r than above P60, P61, and	10	20	100	kΩ

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$





3.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/3)

•						,				
Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-	fin = 24 MHz Note 3	Basic	Vdd = 5.0 V		1.5		mA
current		mode	speed main) mode ^{Note 5}		operation	VDD = 3.0 V		1.5		mA
Note 1			mode		Normal	VDD = 5.0 V		3.3	5.3	mA
					operation	VDD = 3.0 V		3.3	5.3	mA
				fi⊢ = 16 MHz ^{Note 3}	Normal	VDD = 5.0 V		2.5	3.9	mA
					operation	VDD = 3.0 V		2.5	3.9	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.7	mA
		speed main) mode ^{Note 5}	Vdd = 5.0 V	operation Normal	Resonator connection		3.0	4.8	mA	
		mode	f _{MX} = 20 MHz ^{Note 2} ,		Square wave input		2.8	4.7	mA	
			Vdd = 3.0 V	operation	Resonator connection		3.0	4.8	mA	
			f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.8	mA	
			Vdd = 5.0 V	operation	Resonator connection		1.8	2.8	mA	
			f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.8	mA	
				Vdd = 3.0 V	operation	Resonator connection		1.8	2.8	mA
		Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		3.5	4.9	μA	
			clock operation	Note 4	operation	Resonator connection		3.6	5.0	μA
				$T_A = -40^{\circ}C$						
				fs∪B = 32.768 kHz Note 4	Normal	Square wave input		3.6	4.9	μA
				T _A = +25°C	operation	Resonator connection		3.7	5.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		3.7	5.5	μA
				Note 4 T _A = $+50^{\circ}$ C	operation	Resonator connection		3.8	5.6	μA
				fsuв = 32.768 kHz	Normal	Square wave input		3.8	6.3	μA
				Note 4 $T_A = +70^{\circ}C$	operation	Resonator connection		3.9	6.4	μA
				fsuв = 32.768 kHz	Normal	Square wave input		4.1	7.7	μA
				Note 4	operation	Resonator connection		4.2	7.8	μA
				T _A = +85°C				=		<i>µ</i>
				fsuв = 32.768 kHz	Normal	Square wave input		6.4	19.7	μA
				Note 4 T _A = +105°C	operation	Resonator connection		6.5	19.8	μA

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 16 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



17 - 1 0		0, 214 1 3		$0 \le 3.3 \text{ V}, \text{ VSS} = E \text{ VS}$	5 = 6 1)				(2/3)
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2		HS (high-	f⊪ = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.44	2.3	mA
Current Note 1	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.44	2.3	mA
Note I				fi⊢ = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		0.40	1.7	mA
					V _{DD} = 3.0 V		0.40	1.7	mA
		HS (high-	$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.28	1.9	mA	
			speed main) mode ^{Note 7}	Vdd = 5.0 V	Resonator connection		0.45	2.0	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.9	mA
				Vdd = 3.0 V	Resonator connection		0.45	2.0	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				Vdd = 5.0 V	Resonator connection		0.26	1.10	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	1.02	mA	
				Vdd = 3.0 V	Resonator connection		0.26	1.10	mA
			Subsystem	fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.31	0.57	μA
			clock	$T_A = -40^{\circ}C$	Resonator connection		0.50	0.76	μA
			operation	fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.37	0.57	μA
				T _A = +25°C	Resonator connection		0.56	0.76	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.17	μA
				T _A = +50°C	Resonator connection		0.65	1.36	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.57	1.97	μA
				T _A = +70°C	Resonator connection		0.76	2.16	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.85	3.37	μA
				T _A = +85°C	Resonator connection		1.04	3.56	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		3.04	15.37	μA
				T _A = +105°C	Resonator connection		3.23	15.56	μA
	DD3 ^{Note 6}	STOP	$T_A = -40^{\circ}C$				0.17	0.50	μA
		mode ^{Note 8}	T _A = +25°C				0.23	0.50	μA
			T _A = +50°C				0.32	1.10	μA
			T _A = +70°C				0.43	1.90	μA
			T _A = +85°C				0.71	3.30	μA
			T _A = +105°C				2.90	15.30	μA

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(2/3)

(Notes and $\ensuremath{\mathsf{Remarks}}$ are listed on the next page.)

- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz
 - $2.4~V \leq V_{DD} \leq 5.5~V@1~MHz$ to 16 MHz
 - 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



$(T_A = -40 \text{ to } + 1)$	105°C, 2.	$4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V$						(3/3
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	_{FIL} Note 1					0.20		μA
RTC operating current	IRTC Notes 1, 2, 3	fmain is stopped	imain is stopped			0.08		μA
12-bit interval timer current	i⊤ Notes 1, 2, 4					0.08		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	f⊩ = 15 kHz				0.24		μA
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V			1.3 0.5	1.7 0.7	mA mA
A/D converter reference voltage current	IADREF Note 1					75.0		μA
Temperature sensor operating current	ITMPS Note 1					75.0		μA
LVD operating current	ILVD Notes 1, 7					0.08		μA
Self- programming operating current	FSP Notes 1, 9					2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8					2.50	12.20	mA
LCD operating current	LCD1 Notes 11, 12	External resistance	division method	$V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.0 V$		0.04	0.20	μA
	ILCD2 Note 11	Internal voltage boo	osting method	$V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.1 V (VLCD = 12H)$		1.12	3.70	μA
				$V_{DD} = EV_{DD} = 3.0 \text{ V}$ $V_{L4} = 3.0 \text{ V} (\text{VLCD} = 04\text{H})$		0.63	2.20	μA
	LCD3 Note 11	Capacitor split meth	Capacitor split method $V_{DD} = EV_{DD} = 3.0 V$ $V_{L4} = 3.0 V$			0.12	0.50	μA
SNOOZE	ISNOZ Note 1	ADC operation	ADC operation The mode is performed Note 10			0.50	1.10	mA
operating current	The AVE conversion operations are				1.20	2.04	mA	
		CSI/UART operatio	n			0.70	1.54	mA

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$



(Notes and Remarks are listed on the next page.)



- Notes 1. Current flowing to VDD.
 - 2. When high speed on-chip oscillator and high-speed system clock are stopped.
 - 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
 - 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
 - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
 - 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
 - 8. Current flowing only during data flash rewrite.
 - 9. Current flowing only during self programming.
 - **10.** For shift time to the SNOOZE mode.
 - 11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

The TYP. value and MAX. value are following conditions.

- When fsub is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **12.** Not including the current that flows through the external divider resistor when the external resistance division method is used.
- Remarks 1. fiL: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - 4. Temperature condition of the TYP. value is TA = 25°C



3.4 AC Characteristics

3.4.1 Basic operation

(TA = -40 to $+105^{\circ}$ C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Items	Symbol		Conditions	;	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main		$2.7V{\leq}V_{DD}{\leq}5.5V$	0.04167		1	μS
instruction execution time)		system main clock (f _{MAIN}) operation	main) mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		Subsystem of	lock (fsuв)	$2.4V{\leq}V_{DD}{\leq}5.5V$	28.5	30.5	31.3	μS
		operation						
		In the self	HS (high-speed	$2.7 \: V {\le} V_{DD} {\le} 5.5 \: V$	0.04167		1	μs
		programming mode	main) mode	$2.4~V\!\leq\!V_{DD}\!<\!2.7~V$	0.0625		1	μS
External system clock frequency	fex	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	≦ 5.5 V		1.0		20.0	MHz
		$2.4 \text{ V} \le \text{V}_{\text{DD}}$ <	< 2.7 V		1.0		16.0	MHz
	fexs				32		35	kHz
External system clock input high-	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			24			ns
level width, low-level width		$2.4 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.7 V			30			ns
	texhs, texls				13.7			μs
TI00 to TI07 input high-level width, low-level width	tтıн, t⊤ı∟				1/fмск+10			ns
TO00 to TO07 output frequency	fто	HS (high-spe	ed 4.0 V	$\leq EV_{DD} \leq 5.5 \text{ V}$			16	MHz
		main) mode	2.7 V	\leq EVdd < 4.0 V			8	MHz
			2.4 V	\leq EVdd < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	ed 4.0 V	$\leq EV_{DD} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V	\leq EVdd < 4.0 V			8	MHz
			2.4 V	\leq EVdd < 2.7 V			4	MHz
Interrupt input high-level width,	tintн,	INTP0	2.4 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	t intl	INTP1 to INT	P7 2.4 V	$\leq EV_{DD} \leq 5.5 \text{ V}$	1			μS
Key interrupt input low-level width	t kr	KR0 to KR3	2.4 V	$\leq EV_{DD} \leq 5.5 \text{ V}$	250			ns
RESET low-level width	trsl				10			μS

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n).

n: Channel number (n = 0 to 7))




Minimum Instruction Execution Time during Main System Clock Operation

TCY VS VDD (HS (high-speed main) mode)






External System Clock Timing




TI/TO Timing





3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate Note 1				fмск/12	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		2.0	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

 The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz (2.7 V ≤ VDD ≤ 5.5 V)


24 MHz (2.7 V \leq V_{DD} \leq 5.5 V) 16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



Parameter	Symbol	Conditions H		HS (high-spee	ed main) Mode	Unit
					MAX.	
SCKp cycle time	tkCY1	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$				ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$				ns
SCKp high-/low-level width	tкнı,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$	$0.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			ns
	tĸ∟1	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		tксү1/2 – 76		ns
SIp setup time (to SCKp↑) Note 2	tsik1	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		66		ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		113		ns
SIp hold time (from SCKp↑) Note 3	tksi1	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		38		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tkso1	C = 30 pF ^{Note 5}	$2.4~V \le EV_{\text{DD}} \le 5.5~V$		50	ns

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Notes 1. Set a cycle of 4/fmck or longer.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(3)	During communication at same potential (CSI mode) (slave mode, SCKp external clock input)
	$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tксү2	$4.0~V \leq EV_{DD} \leq 5.5~V$	20 MHz < fмск	16/fмск		ns
			fмск ≤ 20 MHz	12/fмск		ns
		$2.7~\text{V} \leq EV_{\text{DD}} < 4.0~\text{V}$	16 MHz < fмск	16/f мск		ns
			fмск ≤ 16 MHz	12/f мск		ns
		$2.4 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$		12/fмск and 1000		ns
SCKp high-/low-level	tĸн₂, tĸ∟₂	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		tксү2/2 – 14		ns
width		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$		tксү2/2 – 16		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		tксү2/2 – 36		ns
SIp setup time	tsik2	$2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$		1/fмск + 40		ns
(to SCKp↑) Note 1		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{Note 2}	tĸsı2	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 62		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso2	C = 30 pF Note 4	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		2/fмск+66	ns
			$2.7~V \leq EV_{\text{DD}} < 4.0~V$		2/fмск + 66	ns
			$2.4~V \leq EV_{\text{DD}} < 2.7~V$		2/fмск + 113	Ns

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
 - g: PIM number (g = 1)


2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

CSI mode connection diagram (during communication at same potential)









CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





2. m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit		
					MIN.	MAX.		
Transfer rate Rece	Reception	eception $4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$			fмск/12 ^{Note 1}	bps		
			$2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		2.0	Mbps	
			$2.7~V \leq EV_{\text{DD}} < 4.0~V,$			fмск/12 ^{Note 1}	bps	
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		2.0	Mbps	
				$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V},$			fмск/12 ^{Note 1}	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		2.0	Mbps	

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 $\begin{array}{l} 24 \mbox{ MHz} \ (2.7 \mbox{ V} \leq V_{DD} \leq 5.5 \mbox{ V}) \\ 16 \mbox{ MHz} \ (2.4 \mbox{ V} \leq V_{DD} \leq 5.5 \mbox{ V}) \end{array}$

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- Remarks 1. Vb[V]: Communication line voltage

HS (high-speed main) mode:

- **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
- 3. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit	
					MIN.	MAX.	
Transfer rate		Transmission	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V,$			Note 1	bps
			$2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$		2.0 Note 2	Mbps
			$2.7~V \leq EV_{\text{DD}} < 4.0~V,$			Note 3	bps
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate		1.2 ^{Note 4}	Mbps
				$C_{b} = 50 \text{ pF}, \text{R}_{b} = 2.7 \text{k}\Omega, \text{V}_{b} = 2.3 \text{V}$			
			$2.4~\text{V} \leq \text{EV}_{\text{DD}} < 3.3~\text{V},$			Note 5	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate		0.43 Note 6	Mbps
				C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V			

Notes 1. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate = $\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$ [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **3.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.
4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.



- RL78/L12
 - 5. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$


* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)







UART mode bit width (during communication at different potential) (reference)

Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance,

 $C_{b}[F]: \mbox{ Communication line (TxDq) load capacitance, V_{b}[V]: \mbox{ Communication line voltage}$

2. q: UART number (q = 0, 1), g: PIM and POM number (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

$(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\Gamma}$	$DD = VDD \leq 5.5 V$, Vss = EVss = 0 V)
	D = V D D = 0.0 V, V 33 = EV 33 = 0 V)

(1/2)

Parameter	Symbol		Conditions		HS (high-speed main) Mode	
				MIN.	MAX.	
SCKp cycle time	tkCY1	$t_{\text{KCY1}} \ge 4/f_{\text{CLK}}$	$4.0~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V},~2.7~\text{V} \leq \text{V}_{\text{b}} \leq 4.0~\text{V},$	600		ns
			$C_{\rm b}=30~pF,~R_{\rm b}=1.4~k\Omega$			
			$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V},$	600		ns
			C_b = 30 pF, R_b = 2.7 k Ω			
			$\label{eq:VDD} 2.4 \ V \leq E V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	2300		ns
			$C_{\rm b}=30~pF,~R_{\rm b}=5.5~k\Omega$			
SCKp high-level width	t KH1	$4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, \; 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V,$		tксү1/2 – 150		ns
		$C_{\rm b}=30~pF,~R_{\rm b}=1.4~k\Omega$				
		$2.7~V \leq EV_{\text{DD}}$	< 4.0 V, 2.3 V \leq Vb \leq 2.7 V,	tксү1/2 – 340		ns
		$C_b = 30 \text{ pF}, \text{R}_b = 2.7 \text{k}\Omega$				
		$2.4 \; V \leq E V_{\text{DD}}$	< 3.3 V, 1.6 V \leq V _b \leq 2.0 V,	tксү1/2 – 916		ns
		$C_b = 30 \text{ pF}, \text{R}_b = 5.5 \text{k} \Omega$				
SCKp low-level width	tĸ∟1	$4.0 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \ 2.7 \ \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \ \text{V},$		tксү1/2 – 24		ns
		C_b = 30 pF, R_b = 1.4 k Ω				
		$2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$		tксү1/2 – 36		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V,$		tксү1/2 – 100		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin

products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vi and ViL, see the DC

characteristics with TTL input buffer selected.



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)


(2/2)

Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
SIp setup time	tsikı	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	162		ns
to SCKp↑) ^{Note 1}		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$	354		ns
		$C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	958		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			
SIp hold time	tksi1	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$	38		ns
from SCKp↑) ^{Note 1}		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$	38		ns
		$C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}}$ < 3.3 V, 1.6 V $\le \text{V}_{\text{b}} \le 2.0 \text{ V}$,	38		ns
		$C_{b} = 30 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega$			
Delay time from SCKp↓ to	tkso1	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$		200	ns
SOp output ^{Note 1}		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$		390	ns
		$C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		966	ns
		$C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$			
SIp setup time	tsik1	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$	88		ns
to SCKp↓) ^{Note}		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$	88		ns
		$C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	220		ns
		$C_{b} = 30 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega$			
SIp hold time	tĸsıı	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$	38		ns
(from SCKp↓) ^{Note 2}		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$	38		ns
		$C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}}$ < 3.3 V, 1.6 V $\le \text{V}_{\text{b}} \le 2.0 \text{ V}$,	38		ns
		$C_{b} = 30 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega$			
Delay time from SCKp↑ to	tkso1	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$		50	ns
SOp output Note 2		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$		50	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		50	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			

(Notes, Caution and Remarks are listed on the page after the next page.)


- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - **2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)





- Remarks 1. Rb[Ω]:Communication line (SCKp, SOp) pull-up resistance,
Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)


(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) ($T_A = -40$ to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time ^{Note 1}	t ксү2	$4.0~V \leq EV_{DD} \leq 5.5~V,$	20 MHz < fмск ≤ 24 MHz	24/f мск		ns
		$2.7 V {\leq} V_b {\leq} 4.0 V$	$8 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	20/f мск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	16/f мск		ns
			fмск ≤ 4 MHz	12/f мск		ns
		$2.7~V \leq EV_{\text{DD}} < 4.0~V,$	20 MHz < fмск ≤ 24 MHz	32/f мск		ns
		$2.3 \: V {\le} V_b {\le} 2.7 \: V$	16 MHz < fмск ≤ 20 MHz	28/f мск		ns
			8 MHz < fмск ≤ 16 MHz	24/f мск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	16/fмск		ns
			fмск ≤ 4 MHz	12/fмск		ns
		$2.4~V \leq EV_{\text{DD}} < 3.3~V,$	20 MHz < fмск ≤ 24 MHz	72/f мск		ns
		$1.6V{\leq}V_{b}{\leq}2.0V$	16 MHz < fмск ≤ 20 MHz	64/f мск		ns
			8 MHz < fмск ≤ 16 MHz	52/f мск		ns
			4 MHz < fмск ≤ 8 MHz	32/f мск		ns
			fмск \leq 4 MHz	20/f мск		ns
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \; V \leq E V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		tĸcy2/2 – 24		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		tĸcy2/2 – 36		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD} < 3.3 \\ 1.6 \; V \leq V_b \leq 2.0 \; V \end{array}$	V,	tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) ^{Note2}	tsik2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} < 5.5 \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	V,	1/fмск + 40		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	V,	1/fмск + 40		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD} < 3.3 \\ 1.6 \; V \leq V_b \leq 2.0 \; V \end{array}$	V,	1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{Note 3}	tksi2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} < 5.5 \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	V,	1/fмск + 62		ns
		$2.7 V \le EV_{DD} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$		1/fмск + 62		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$		1/fмск + 62		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tkso2	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \\ C_{b} = 30 \; pF, \; R_{b} = 1.4 \end{array}$	V, 2.7 V \leq Vb \leq 4.0 V, 4 k\Omega		2/fмск + 240	ns
		$\label{eq:VD} \begin{array}{l} 2.7 \; V \leq EV_{\text{DD}} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$			2/fмск + 428	ns
			V, 1.6 V \leq Vb \leq 2.0 V		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the page after the next page.)



- Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



CSI mode connection diagram (during communication at different potential)


Remarks 1. $R_b[\Omega]$:Communication line (SOp) pull-up resistance,

Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage


- p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
 g: PIM and POM number (g = 1)
- 3. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





 $\label{eq:result} \begin{array}{ll} \mbox{Remark} & p: \mbox{CSI} \ number \ (p=00, \ 01), \ m: \ Unit \ number \ (m=0), \\ & n: \ Channel \ number \ (n=0, \ 1), \ g: \ PIM \ and \ POM \ number \ (g=1) \end{array}$

3.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Co	Conditions		HS (high-speed main) Mode		
				MIN.	MAX.]	
SCLA0 clock frequency	fsc∟	Standard mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz	
		$f_{CLK} \ge 1 MHz$	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz	
Setup time of restart condition	tsu:sta	$2.7~V \leq EV_{\text{DD}} \leq 5.$	5 V	4.7		μS	
		$2.4~V \leq EV_{\text{DD}} \leq 5.$	5 V	4.7		μS	
Hold time ^{Note 1}	thd:sta	$2.7~V \leq EV_{\text{DD}} \leq 5.$	5 V	4.0		μS	
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		μS	
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.7		μS	
		$2.4~V \leq EV_{\text{DD}} \leq 5.$	5 V	4.7		μS	
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		μS	
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		μS	
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$		250		ns	
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		250		ns	
Data hold time (transmission)Note 2	thd:dat	$2.7~V \leq EV_{\text{DD}} \leq 5.$	5 V	0	3.45	μS	
		$2.4 \text{ V} \le EV_{\text{DD}} \le 5.$	5 V	0	3.45	μS	
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq EV_{\text{DD}} \leq 5.$	5 V	4.0		μS	
		$2.4 \text{ V} \le EV_{\text{DD}} \le 5.$	5 V	4.0		μS	
Bus-free time	t BUF	$2.7 \text{ V} \leq EV_{DD} \leq 5.$	5 V	4.7		μS	
		$2.4 \text{ V} \leq EV_{DD} \leq 5.$	5 V	4.7		μS	

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$



(2) I²C fast mode

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Co	onditions	HS (high-spee	ed main) Mode	Unit	
				MIN.	MAX.		
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	kHz	
		$f_{\text{CLK}} \geq 3.5 \; MHz$	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400		
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	5 V	0.6		μS	
		$2.4 \text{ V} \le EV_{DD} \le 5.5$	5 V	0.6			
Hold time Note 1	thd:sta	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	5 V	0.6		μS	
		$2.4 \text{ V} \le EV_{DD} \le 5.5$	5 V	0.6			
Hold time when SCLA0 = "L"	tLOW	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		1.3		μS	
		$2.4 \text{ V} \leq EV_{\text{DD}} \leq 5.5$	5 V	1.3			
Hold time when SCLA0 = "H"	tнıgн	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		0.6		μS	
		$2.4 \text{ V} \le EV_{DD} \le 5.5$	5 V	0.6			
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	5 V	100		ns	
		$2.4 \text{ V} \le EV_{\text{DD}} \le 5.5$	5 V	100		7	
Data hold time (transmission)Note 2	thd:dat	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	5 V	0	0.9	μS	
		$2.4 \text{ V} \leq EV_{\text{DD}} \leq 5.5$	5 V	0	0.9		
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	5 V	0.6		μS	
		$2.4 \text{ V} \le EV_{\text{DD}} \le 5.5$	5 V	0.6			
Bus-free time	t BUF	$2.7 \text{ V} \leq EV_{DD} \leq 5.5$	5 V	1.3		μS	
		$2.4 \text{ V} \leq EV_{DD} \leq 5.5$	5 V	1.3			

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage	
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = VBGR
Input channel	Reference voltage (-) = AVREFM	Reference voltage (-) = Vss	Reference voltage (-) = AVREFM
ANIO, ANI1	-	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).
ANI16 to ANI23	Refer to 3.6.1 (2) .		
Internal reference voltage Temperature sensor output voltage	Refer to 3.6.1 (1) .		_

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

$(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}, 2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)}$									
= AVREFP, Reference voltage (–) = AVREFM = 0 V)									
Developmenter	O make at	O a still a sa	N 41 N I			11.21			

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}			1.2	±3.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μS
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \le V_{\text{DD}} \le 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution 1.8 V \leq AV _{REFP} \leq 5.5 V AV _{REFP} \leq 5.5 V				±0.25	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.25	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8~V \le AV_{REFP} \le 5.5~V$			±1.5	LSB
Analog input voltage	Vain	Internal reference voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 4			V
			Temperature sensor output voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)				V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AVREFP < VDD, the MAX. values are as follows. Overall error: Add ±1.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.
- 4. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = EVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
		$AV_{REFP} = EV_{DD} = V_{DD}^{Note 3}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$			±3.5	LSB
Differential linearity error	DLE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$			±2.0	LSB
Analog input voltage	Vain	ANI16 to ANI23		0		AVREFP and EVDD	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When $AV_{REFP} < EV_{DD} = V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.



(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$			1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μS
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$2.4~V \le V_{\text{DD}} \le 5.5~V$			±0.60	%FSR
Full-scale errorNotes 1, 2	Efs	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		Vdd	V
		ANI16 to ANI23		0		EVDD	V
		Internal reference voltage output (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-s	V _{BGR} Note 3			V	
		Temperature sensor output volt (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-s	0	V _{TMPS25} Note 3			V

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{DD}}, \text{Reference voltage (-)} = \text{V}_{\text{SS}})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

(T_A = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = V_{BGR} ^{Note 3}, Reference voltage (-) = AV_{REFM} ^{Note 4} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.
- **4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.



3.6.2 Temperature sensor/internal reference voltage characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{HS}$ (high-	speed main) mode)
---	-------------------


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, $T_A = +25^{\circ}C$		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvtmps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	t amp		5			μs

<R> 3.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	The power supply voltage is rising.	1.45	1.51	1.57	V
	Vpdr	The power supply voltage is falling.	1.44	1.50	1.56	V
Minimum pulse width	TPW		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





3.6.4 LVD circuit characteristics

(TA = -40 to +105°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.90	4.06	4.22	V
voltage			Power supply fall time	3.83	3.98	4.13	V
		VLVD1	Power supply rise time	3.60	3.75	3.90	V
			Power supply fall time	3.53	3.67	3.81	V
		VLVD2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		VLVD7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pu	Ilse width	t∟w		300			μS
Detection d	elay time					300	μS

LVD Detection Voltage of Interrupt & Reset Mode

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ VPDR} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1,	falling reset voltage	2.64	2.75	2.86	V
mode	VLVDD1	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 3.4 AC Characteristics.

3.7 LCD Characteristics

3.7.1 Resistance division method

(1) Static display mode

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD}^{Note} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		Vdd	V

Note Must be 2.4 V or higher.

(2) 1/2 bias method, 1/4 bias method

(TA = -40 to +105°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		Vdd	V

(3) 1/3 bias method

(TA = -40 to +105°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



3.7.2 Internal voltage boosting method

(1) 1/3 bias method

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	Vl2	C1 to C4 ^{Note 1} = 0.47 μ F		2 V∟1 –0.1	2 VL1	2 VL1	V
Tripler output voltage	VL4	C1 to C4 ^{Note 1} =	C1 to C4 ^{Note 1} = 0.47 μ F		3 VL1	3 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} =	= 0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V_{L1} and GND

C3: A capacitor connected between V_{L2} and GND

C4: A capacitor connected between V_{L4} and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F {\pm} 30\%$

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1 Note 4	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		$= 0.47 \ \mu F$	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C5 ^{Note 1} =	0.47 μF	2 V _{L1} - 0.08	2 VL1	2 VL1	V
Tripler output voltage	V _{L3}	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	$V_{L4} ^{\text{Note 4}}$	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	4 V _{L1} - 0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between V_{L3} and GND
- C5: A capacitor connected between V_{L4} and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \ \mu F {\pm} 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- **4.** VL4 must be 5.5 V or lower.



3.7.3 Capacitor split method

1/3 bias method

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{L4} voltage	VL4	C1 to C4 = 0.47 μ F ^{Note 2}		Vdd		V
V∟₂ voltage	VL2	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 VL4	2/3 V∟₄ + 0.1	V
V∟1 voltage	VL1	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V∟₄ – 0.1	1/3 Vl4	1/3 V∟₄ + 0.1	V
Capacitor split wait time ^{Note 1}	t vwait		100			ms

- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between V_{L2} and GND

C4: A capacitor connected between V_{L4} and GND

 $C1 = C2 = C3 = C4 = 0.47 \; \mu F {\pm} 30\%$




3.8 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.44 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3.9 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$
--

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fськ	$1.8~V \leq V_{DD} \leq 5.5~V$	1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years T _A = $85^{\circ}C^{Note 4}$	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year T _A = 25°C ^{Note 4}		1,000,000		
		Retained for 5 years $T_A = 85^{\circ}C^{Note 4}$	100,000			
		Retained for 20 years $T_A = 85^{\circ}C^{Note 4}$	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

- The retaining years are until next rewrite after the rewrite.
- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.
- 4. This temperature is the average value at which data are retained.

3.10 Dedicated Flash Memory Programmer Communication (UART)


$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115,200		1,000,000	bps



3.11 Timing Specifications for Switching Flash Memory Programming Modes (T_A = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms




- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - tsu: Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



4. PACKAGE DRAWINGS

4.1 32-pin Package

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2



NOTE

1.Dimensions " \gg 1" and " \gg 2" do not include mold flash.

2.Dimension "%3" does not include trim offset.


е

x y 0.80

0.20

4.2 44-pin Package

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



NOTE

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

у

ZD


ZE


0.10

1.00



JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP44-10×10-0.80	PLQP0044GC-D		0.36g







DIMENSIONS **1" AND **2" DO NOT INCLUDE MOLD FLASH. DIMENSION **3" DOES NOT INCLUDE TRIM OFFSET. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA. CHAMFERS AT CORNERS ARE OPTIONAL; SIZE MAY VARY.

1. 2. 3.


Detail F	

Reference	Dimens	ion in Mil	limeters
Symbol	Min	Nom	Max
D	9,8	10,0	10,2
E	9.8	10.0	10.2
A2		1.4	
HD	11.8	12.0	12.2
HE	11.8	12.0	12.2
A			1.6
A1	0.05		0.15
bp	0.22	0.37	0.45
С	0.09		0.20
θ	0"	3.5 [°]	8
e		0.80	—
×			0.20
У	_		0.10
Lp	0.45	0.6	0.75
L1		1.0	



4.3 48-pin Package

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16




NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

ZE




© 2015 Renesas Electronics Corporation. All rights reserved.



4.4 52-pin Package

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



NOTE1.Dimensions "%1" and "%2" do not include mold flash. 2.Dimension "%3" does not include trim offset.

 $\ensuremath{\mathbb{C}}$ 2012 Renesas Electronics Corporation. All rights reserved.

 θ

е

х

у


 0° to 8°

0.65



4.5 64-pin Package

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51




NOTE

Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

ZE



NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.


©2012 Renesas Electronics Corporation. All rights reserved.


ZE





Unit: mm

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP64-10x10-0.50	PLQP0064KB-C	_	0.3









NOTE)


- NOTE)
 DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
 DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
 PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.

- 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference	Dimens	ions in mi	llimeters
Symbol	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂	_	1.4	—
HD	11.8	12.0	12.2
HE	11.8	12.0	12.2
Α	_		1.7
A ₁	0.05		0.15
bp	0.15	0.20	0.27
с	0.09		0.20
θ	0°	3.5°	8°
е	_	0.5	_
x		_	0.08
У		_	0.08
Lp	0.45	0.6	0.75
L ₁	—	1.0	—

© 2015 Renesas Electronics Corporation. All rights reserved.







© 2015 Renesas Electronics Corporation. All rights reserved.



JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN064-8x8-0.40	PWQN0064LB-A	0.18





Reference Symbol	Dimension in Millimeters			
	Min.	Nom.	Max.	
А	_	—	0.80	
A ₁	0.00	0.02	0.05	
A ₃	0.203 REF.			
b	0.15	0.20	0.25	
D	8.00 BSC			
Е	8.00 BSC			
е	0.40 BSC			
L	0.35	0.40	0.45	
К	0.20		—	
D ₂	4.15	4.20	4.25	
E2	4.15	4.20	4.25	
aaa	0.10			
bbb	0.07			
ссс	0.10			
ddd		0.05		
eee	0.08			
fff		0.10		



Revision History

RL78/L12 Datasheet

		Description	
Rev.	Date	Page	Summary
0.01	Feb 20, 2012	-	First Edition issued
0.02	Sep 26, 2012	7, 8	Modification of caution 2 in 1.3.5 64-pin products
		15	Modification of I/O port in 1.6 Outline of Functions
		-	Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET)
		-	Update of package drawings in 3. PACKAGE DRAWINGS
1.00	Jan 31, 2013	11 to 15	Modification of 1.5 Block Diagram
		16	Modification of Note 2 in 1.6 Outline of Functions
		17	Modification of 1.6 Outline of Functions
		-	Deletion of target in 2. ELECTRICAL SPECIFICATIONS
		18	Addition of caution 2 to 2. ELECTRICAL SPECIFICATIONS
		19	Addition of description, note 3, and remark 2 to 2.1 Absolute Maximum Ratings
		20	Modification of description and addition of note to 2.1 Absolute Maximum
			Ratings
		22, 23	Modification of 2.2 Oscillator Characteristics
		30	Modification of notes 1 to 4 in 2.3.2 Supply current characteristics
		32	Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics
		34	Modification of notes 7, 9, 11, and addition of notes 8, 12 to 2.3.2 Supply current
			characteristics
		36	Addition of description to 2.4 AC Characteristics
		38, 40 to	Modification of 2.5.1 Serial array unit
		42, 44 to	
		46, 48 to	
		52, 54, 55	
		57, 58	Modification of 2.5.2 Serial interface IICA
		62	Modification of 2.6.2 Temperature sensor/internal reference voltage characteristics
		64	Addition of note and caution in 2.6.5 Supply voltage rise time
		69	Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data Retention
			Characteristics
		69	Modification of conditions in 2.9 Timing Specs for Switching Flash Memory
			Programming Modes
		70	Modification of 2.10 Timing Specifications for Switching Flash Memory
			Programming Modes
2.00	Jan 10, 2014	1	Modification of 1.1 Features
		3	Modification of Figure 1-1
		4 5 to 10	Modification of part number, note, and caution Deletion of COMEXP pin in 1.3.1 to 1.3.5.
		11	Modification of description in 1.4 Pin Identification
		12 to 16	Deletion of COMEXP pin in 1.5.1 to 1.5.5
		17	Modification of table and note 2 in 1.6 Outline of Functions
		20	Modification of description in Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/3)
		21	Modification of description and note 2 in Absolute Maximum Ratings ($T_A = 25^{\circ}C$)
			(2/3)
		23	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		23	Modification of table in 2.2.2 On-chip oscillator characteristics
		24	Modification of table, notes 2 and 3 in 2.3.1 Pin characteristics (1/5)
		25	Modification of notes 1 and 3 in 2.3.1 Pin characteristics (2/5)
		30	Modification of notes 1 and 4 in 2.3.2 Supply current characteristics (1/3)
		31, 32	Modification of table, notes 1, 5, and 6 in 2.3.2 Supply current characteristics (2/3)
		33, 34	Modification of table, notes 1, 3, 4, and 5 to 10 in 2.3.2 Supply current
			characteristics (3/3)

			Description	
Rev.	Date	Page	Summary	
2.00	Jan 10, 2014	35	Modification of table in 2.4 AC Characteristics	
	36	Addition of Minimum Instruction Execution Time during Main System Clock		
		27	Operation	
	37 39 39		Modification of AC Timing Test Points and External System Clock Timing Modification of AC Timing Test Points	
			Modification of description, notes 1 and 2 in (1) During communication at same	
			potential (UART mode)	
		41, 42	Modification of description, remark 2 in (2) During communication at same potential (CSI mode)	
		42, 43	Modification of description in (3) During communication at same potential (CSI mode)	
		45	Modification of description, notes 1 and 3, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)	
		46, 48	Modification of description, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)	
		49, 50	Modification of table, and note 1, caution, and remark 3 in (5) Communication at different potential (2.5 V, 3 V) (CSI mode)	
		51	Modification of table and note in (6) Communication at different potential (1.8 V, $2.5 \text{ V}, 3 \text{ V}$) (1/3)	
		52	Modification of table and notes 1 to 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (2/3)	
		53, 54	Modification of table, note 3, and remark 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (3/3)	
		56	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)	
		57	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)	
		59, 60	Addition of (1) I ² C standard mode	
		61	Addition of (2) I ² C fast mode	
		62	Addition of (3) I ² C fast mode plus	
		63	Addition of table in 2.6.1 A/D converter characteristics	
		63, 64	Modification of description and notes 3 to 5 in 2.6.1 (1)	
		65	Modification of description, notes 3 and 4 in 2.6.1 (2)	
		66	Modification of description, notes 3 and 4 in 2.6.1 (3)	
		67	Modification of description, notes 3 and 4 in 2.6.1 (4)	
		67	Modification of the table in 2.6.2 Temperature sensor/internal reference voltage characteristics	
		68	Modification of the table and note in 2.6.3 POR circuit characteristics	
		70	Modification of the table of LVD Detection Voltage of Interrupt & Reset Mode	
		70	Modification from Vbb rise slope to Power supply voltage rising slope in 2.6.5 Supply voltage rise time	
		75	Modification of description in 2.10 Dedicated Flash Memory Programmer Communication (UART)	
		76	Modification of the figure in 2.11 Timing Specifications for Switching Flash Memory Programming Modes	
		77 to 126	Addition of products for industrial applications (G: $T_A = -40$ to $+105^{\circ}C$)	
		127 to 133	Addition of product names for industrial applications (G: $T_A = -40$ to $+105^{\circ}$ C)	
2.10	Sep 30, 2016	5	Modification of pin configuration in 1.3.1 32-pin products	
		6	Modification of pin configuration in 1.3.2 44-pin products	
		7	Modification of pin configuration in 1.3.3 48-pin products	
		8	Modification of pin configuration in 1.3.4 52-pin products	
		9, 10	Modification of pin configuration in 1.3.5 64-pin products	
		17	Modification of description of main system clock in 1.6 Outline of Functions	
		74	Modification of title of 2.8 RAM Data Retention Characteristics, Note, and figure	
		74	Modification of table of 2.9 Flash Memory Programming Characteristics	
		123	Modification of title of 3.8 RAM Data Retention Characteristics, Note, and figure	
		123	Modification of table of 3.9 Flash Memory Programming Characteristics and addition of Note 4	
		131	Modification of 4.5 64-pin Products	

		Description		
Rev.	Date	Page	Summary	
2.11	Feb 14, 2020	3	Addition of packaging specifications in Figure 1-1 Part Number, Memory Size, and Package of RL78/L12	
		4, 5	Addition of ordering part numbers and RENESAS codes in Table 1-1 List of Ordering Part Numbers	
		6 to 11	Additions of the package size and pin pitch in 1.3 Pin Configuration (Top View)	
		126, 127,	Modification of the titles of the subchapters and deletion of product names in	
		129,	Chapter 4	
		131 to 133,		
		135		
		128	Addition of figure in 4.2 44-pin Package	
		130	Addition of figure in 4.3 48-pin Package	
		134	Addition of figure in 4.5 64-pin Package	
2.12	Dec 22, 2020	3	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/L12	
		4	Modification of description in Table 1-1 List of Ordering Part Numbers	
		135	Addition of figure in 4.5 64-pin Package	
2.20	Dec 22, 2021	67	Modification of description in 2.6.3 POR circuit characteristics	
		117	Modification of description in 3.6.3 POR circuit characteristics	

The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABLITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.