


**IRF6613PbF**  
**IRF6613TRPbF**

DirectFET™ Power MOSFET ②

- RoHS Compliant ①
- Lead-Free (Qualified up to 260°C Reflow)
- Application Specific MOSFETs
- Ideal for CPU Core DC-DC Converters
- Low Conduction Losses
- High Cdv/dt Immunity
- Low Profile (<0.7mm)
- Dual Sided Cooling Compatible ①
- Compatible with existing Surface Mount Techniques ①

$V_{DS}$	$R_{DS(on)}$ max	Qg(typ.)
40V	3.4mΩ @ $V_{GS} = 10V$	42nC
	4.1mΩ @ $V_{GS} = 4.5V$	



Applicable DirectFET Outline and Substrate Outline (see p.8,9 for details)

SQ	SX	ST		MQ	MX	<b>MT</b>			
----	----	----	--	----	----	-----------	--	--	--

**Description**

The IRF6613PbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has the footprint of an SO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.

The IRF6613PbF balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6613PbF has been optimized for parameters that are critical in synchronous buck converters including  $R_{DS(on)}$ , gate charge and Cdv/dt-induced turn on immunity. The IRF6613PbF offers particularly low  $R_{DS(on)}$  and high Cdv/dt immunity for synchronous FET applications.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	40	V
$V_{GS}$	Gate-to-Source Voltage	±20	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑨	150	A
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑥	23	
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑥	18	
$I_{DM}$	Pulsed Drain Current ③	180	
$P_D @ T_C = 25^\circ C$	Power Dissipation ⑨	89	W
$P_D @ T_A = 25^\circ C$	Power Dissipation ⑥	2.8	
$P_D @ T_A = 70^\circ C$	Power Dissipation ⑥	1.8	
$E_{AS}$	Single Pulse Avalanche Energy ④	200	mJ
$I_{AR}$	Avalanche Current ③	18	A
	Linear Derating Factor ⑥	0.022	W/°C
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-40 to + 150	°C

**Thermal Resistance**

	Parameter	Typ.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ⑥ ⑩	—	45	°C/W
$R_{\theta JA}$	Junction-to-Ambient ⑦ ⑩	12.5	—	
$R_{\theta JA}$	Junction-to-Ambient ⑧ ⑩	20	—	
$R_{\theta JC}$	Junction-to-Case ⑨ ⑩	—	1.4	
$R_{\theta J-PCB}$	Junction-to-PCB Mounted	1.0	—	


Notes ① through ⑩ are on page 2

## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	40	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	38	—	mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	2.6	3.4	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 23A ⑤
		—	3.1	4.1		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 18A ⑤
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.35	—	2.25	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Coefficient	—	-5.8	—	mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	1.0	μA	V <sub>DS</sub> = 32V, V <sub>GS</sub> = 0V
		—	—	150		V <sub>DS</sub> = 32V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V
g <sub>fs</sub>	Forward Transconductance	93	—	—	S	V <sub>DS</sub> = 15V, I <sub>D</sub> = 18A
Q <sub>g</sub>	Total Gate Charge	—	42	63	nC	V <sub>DS</sub> = 20V V <sub>GS</sub> = 4.5V I <sub>D</sub> = 18A See Fig. 6 and 16
Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	—	11.5	—		
Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	—	3.3	—		
Q <sub>gd</sub>	Gate-to-Drain Charge	—	12.6	—		
Q <sub>godr</sub>	Gate Charge Overdrive	—	14.6	—		
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	—	15.9	—		
Q <sub>oss</sub>	Output Charge	—	22	—	nC	V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V
t <sub>d(on)</sub>	Turn-On Delay Time	—	18	—	ns	V <sub>DD</sub> = 16V, V <sub>GS</sub> = 4.5V ⑤ I <sub>D</sub> = 18A Clamped Inductive Load
t <sub>r</sub>	Rise Time	—	47	—		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	27	—		
t <sub>f</sub>	Fall Time	—	4.9	—		
C <sub>iss</sub>	Input Capacitance	—	5950	—	pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 15V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	990	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	460	—		


## Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	110	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ③	—	—	180		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.0	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 18A, V <sub>GS</sub> = 0V ⑤
t <sub>rr</sub>	Reverse Recovery Time	—	38	57	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 18A
Q <sub>rr</sub>	Reverse Recovery Charge	—	42	63	nC	di/dt = 100A/μs ⑤




### Notes:


- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Repetitive rating; pulse width limited by max. junction temperature.
- ④ Starting T<sub>J</sub> = 25°C, L = 1.2mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 18A.
- ⑤ Pulse width ≤ 400μs; duty cycle ≤ 2%.
- ⑥ Surface mounted on 1 in. square Cu board.
- ⑦ Used double sided cooling, mounting pad.
- ⑧ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑨ T<sub>C</sub> measured with thermal couple mounted to top (Drain) of part.
- ⑩ R<sub>θ</sub> is measured at T<sub>J</sub> of approximately 90°C.




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance vs. Temperature



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage  
www.irf.com



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Threshold Voltage vs. Temperature







Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




**Fig 12.** On-Resistance Vs. Gate Voltage




**Fig 13c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 13a.** Unclamped Inductive Test Circuit




**Fig 14a.** Switching Time Test Circuit




**Fig 13b.** Unclamped Inductive Waveforms




**Fig 14b.** Switching Time Waveforms



**Fig 15.** Gate Charge Test Circuit



**Fig 16.** Gate Charge Waveform





**Fig 17.** Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs

## DirectFET™ Substrate and PCB Layout, MT Outline (Medium Size Can, T-Designation).


Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET.

This includes all recommendations for stencil and substrate designs.




## DirectFET™ Outline Dimension, MT Outline (Medium Size Can, T-Designation).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.




## DirectFET™ Part Marking



Note: Line above the last character of the date-code indicates "Lead-Free".

# IRF6613PbF


DirectFET™ Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm  
Std reel quantity is 4800 parts. (ordered as IRF6613TRPBF). For 1000 parts on 7" reel, order IRF6613TR1PBF

REEL DIMENSIONS								
CODE	STANDARD OPTION (QTY 4800)				TR1 OPTION (QTY 1000)			
	METRIC		IMPERIAL		METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	330.0	N.C	12.992	N.C	177.77	N.C	6.9	N.C
B	20.2	N.C	0.795	N.C	19.06	N.C	0.75	N.C
C	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50
D	1.5	N.C	0.059	N.C	1.5	N.C	0.059	N.C
E	100.0	N.C	3.937	N.C	58.72	N.C	2.31	N.C
F	N.C	18.4	N.C	0.724	N.C	13.50	N.C	0.53
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C
H	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C

LOADED TAPE FEED DIRECTION



CODE	DIMENSIONS			
	METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX
A	7.90	8.10	0.311	0.319
B	3.90	4.10	0.154	0.161
C	11.90	12.30	0.469	0.484
D	5.45	5.55	0.215	0.219
E	5.10	5.30	0.201	0.209
F	6.50	6.70	0.256	0.264
G	1.50	N.C	0.059	N.C
H	1.50	1.60	0.059	0.063

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Consumer market.  
Qualification Standards can be found on IR's Web site.



Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.