
BLOCK DIAGRAM



PIN ASSIGNMENT

Vddo 🗌	1	8	_ Q3
Vdd 🗌	2	7	Q2
CLK 🗆	3	6	□Q1
GND 🗌	4	5	_ Q0

8304 8-Lead SOIC 3.9mm x 4.9mm, x 1.375mm package body **M Package** Top View

RENESAS Low Skew, 1-to-4 LVCMOS/LVTTL Fanout Buffer

8304AMLN - PDN CQ-16-01 - LAST TIME BUY EXPIRES MAY 6, 2017

GENERAL DESCRIPTION

The 8304 is a low skew, 1-to-4 Fanout Buffer. The 8304 is characterized at full 3.3V for input ($V_{_{DD}}$), and mixed 3.3V and 2.5V for output operating supply modes ($V_{_{DDO}}$). Guaranteed output and part-to-part skew characteristics make the 8304 ideal for those clock distribution applications demanding well defined performance and repeatability.

FEATURES

- Four LVCMOS / LVTTL outputs
- LVCMOS / LVTTL clock input
- CLK can accept the following input levels: LVCMOS, LVTTL
- Maximum output frequency: 200MHz
- Additive phase jitter, RMS: 0.173ps (typical) @ 3.3V
- Output skew: 45ps (maximum) @ 3.3V
- Part-to-part skew: 500ps (maximum)
- Small 8 lead SOIC package saves board space
- 3.3V input, outputs may be either 3.3V or 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) compliant package

DATA SHEET

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	V	Power		Output supply pin.
2	V _{DD}	Power		Positive supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4	GND	Power		Power supply ground.
5	Q0	Output		Single clock output. LVCMOS / LVTTL interface levels.
6	Q1	Output		Single clock output. LVCMOS / LVTTL interface levels.
7	Q2	Output		Single clock output. LVCMOS / LVTTL interface levels.
8	Q3	Output		Single clock output. LVCMOS / LVTTL interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
C	Power Dissipation Capacitance (per output)	$V_{_{DD}}, V_{_{DDO}} = 3.465 V$			15	pF
	Input Pulldown Resistor			51		kΩ
R	Output Impedance		5	7	12	Ω

Absolute Maximum Ratings

Supply Voltage, V_{DD}	4.6V
Inputs, V	-0.5V to V_{_{\rm DD}}+ 0.5 V
Outputs, V_{o}	-0.5V to $V_{_{DDO}}$ + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	112.7°C/W (0 lfpm)
Storage Temperature, T	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{dd} = V_{dd0} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Power Supply Voltage		3.135	3.3	3.465	V
	Power Supply Current				15	mA
	Output Supply Current				8	mA

Table 3B. Power Supply DC Characteristics, $V_{dd} = 3.3V \pm 5\%$, $V_{ddo} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Positive Supply Voltage		3.135	3.3	3.465	V
V DDO	Output Supply Voltage		2.375	2.5	2.625	V
	Power Supply Current				15	mA
	Output Supply Current				8	mA

TABLE 3C. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDD} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		2		V _{DD} + 0.3	V
V	Input Low Voltage		-0.3		1.3	V
I.	Input High Current	$V_{DD} = V_{N} = 3.465V$			150	μA
I	Input Low Current	$V_{_{DD}} = 3.465 V, V_{_{IN}} = 0 V$	-5			μA
		Refer to NOTE 1	2.6			V
V _{oh}	Output High Voltage	I _{он} = -16mA	2.9			V
		I _{он} = -100иА	3			V
		Refer to NOTE 1			0.5	V
V _{ol}	Output Low Voltage	I _{oL} = 16mA			0.25	V
		I _{oL} = 100uA			0.15	V

NOTE 1: Outputs terminated with 50 to V_DOC/2. See Parameter Measurement Section, "3.3V Output Load Test Circuit".

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		2		V _{DD} + 0.3	V
V	Input Low Voltage		-0.3		1.3	V
I III	Input High Current	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μA
I	Input Low Current	$V_{_{DD}} = 3.465 V, V_{_{IN}} = 0 V$	-5			μA
V _{oh}	Output High Voltage; NOTE 1		2.1			V
V _{ol}	Output Low Voltage; NOTE 1				0.5	V

TABLE 3D. LVCMOS / LVTTL DC Characteristics, $V_{_{DD}} = 3.3V \pm 5\%$, $V_{_{DDO}} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

NOTE 1: Outputs terminated with 50 to V_no/2. See Parameter Measurement Section,

"3.3V/2.5V Output Load Test Circuit".

Table 4A. AC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Maximum Output Frequency				200	MHz
to	Propagation Delay, Low-to-High;	$f \le 166$ MHz	2.0		3.3	ns
tp _{∟н}	NOTE 1	166MHz < f ≤ 189.5MHz	2.0		3.4	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	125MHz, Integration Range: 12kHz – 20MHz		0.173		ps
tsk(o)	Output Skew; NOTE 2, 4	<i>f</i> = 133MHz			45	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				500	ps
t _R	Output Rise Time	30% to 70%	250		500	ps
t _F	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 189.5MHz	40		60	%

All parameters measured at f unless noted otherwise. NOTE 1: Measured from $V_{_{DD}}/2$ of the input to $V_{_{DD}}/2$ of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V__/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 4B. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDD} = 2.5V \pm 5\%$, TA = 0°C to 70°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f MAX	Maximum Output Frequency				189.5	MHz
to	Propagation Dology Low to High: NOTE 1	$f \le 166$ MHz	2.3		3.7	ns
tp	Propagation Delay, Low-to-High; NOTE 1	166MHz < f ≤ 189.5MHz	2.15		3.55	ns
tsk(o)	Output Skew; NOTE 2, 4	<i>f</i> = 133MHz			60	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				500	ps
t _R	Output Rise Time	30% to 70%	250		500	ps
t _F	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 189.5MHz	40		60	%

For NOTES, please see above Table 4A.

Additive Phase Jitter


The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels

(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



OFFSET FROM CARRIER FREQUENCY (Hz)

As with most timing specifications, phase noise measurements has issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.



PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED OUTPUT PINS

OUTPUTS:

LVCMOS OUTPUT: All unused LVCMOS output can be left floating. There should be no trace attached.

RELIABILITY INFORMATION

TABLE 5. θ_{IA} vs. Air Flow Table


	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

TRANSISTOR COUNT

The transistor count for 8304 is: 416



PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC



CYMDOL	Millimeters		
SYMBOL	MINIMUN	MAXIMUM	
N	8		
A	1.35	1.75	
A1	0.10	0.25	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
E	3.80	4.00	
е	1.27 BASIC		
н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012



TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8304AMLF	8304AMLF	8 lead "Lead Free" SOIC	Tube	0°C to +70°C
8304AMLFT	8304AMLF	8 lead "Lead Free" SOIC	Tape and Reel	0°C to +70°C
8304AMLN	8304AMLN	8 lead SOIC, Lead Free/Annealed	Tube	0°C to +70°C
8304AMLNT	8304AMLN	8 lead SOIC, Lead Free/Annealed	Tape and Reel	0°C to +70°C

	REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date	
В	T4A T4B	3	 Revised tp_{LL} (Propagation Delay) row from 2.3 Min. to 2 Min. Deleted tp_{LL} row. Revised tsk(o) (Output Skew) row from 35 Max. to 80 Max. Revised tsk(pp) (Part-to-Part Skew) row from 200 Max. to 500 Max. General note changed from "measured at 166MHz" to "measured at 150MHz" Revised tp_{LL} (Propagation Delay) row from 2.6 Min. to 2.3 Min. Deleted tp_{HL} row. Revised tsk(o) (Output Skew) row from 35 Max. to 85 Max. Revised tsk(p) (Part-to-Part Skew) row from 200 Max. to 500 Max. General note changed from "measured at 166MHz" to "measured at 150MHz" 	12/4/01	
С	T4A T4B	3	 In AC table, revised tsk(o) row from 80ps Max. to 45ps Max. Added f = 133MHz in Test Conditions column. In odc row, deleted test conditions. In notes, changed 150MHz to f MAX In AC table, revised tsk(o) row from 80ps Max. to 60ps Max. Added f = 133MHz in Test Conditions column. In odc row, deleted test conditions In notes, changed 150MHz to f MAX 	12/11/01	
С	T7	10	In the Ordering Information table, Marking column, revised marking to read 8304AM from 8304AM.		
D	ТЗВ	3	LVCMOS/LVTTL DC Characteristics Table, added $I_{_{OH}}$ and $I_{_{OL}}$ Test Conditions to $V_{_{OH}}$ and $V_{_{OL}}$ rows.	4/4/02	
E	T1 T2 T3A & T3C T7	1 2 2 3 & 4 8	 Pin Assignment - adjusted dimensions. Pin Descriptions - changed V description to Core supply pin. Pin Characteristics - changed C max 4pF to typical 4pF. Deleted R pullup row. Added 5W min. and 12W max. to R our. Power Supply tables - changed V p parameter from Power to Core. Ordering Information table - added "Lead Free/Annealed" marking. Updated format throughout the data sheet. 	4/13/04	
F	T4A T4B	1 4 4	 Featues section, changed Maximum output frequency bullet from 166MHz to 200MHz. 3.3V AC Table - changed 166MHz max. to 200MHz max. Added another line for Propagation Delay. Changed test conditions in Output Duty Cycle from 166MHz to 189.5MHz. 3.3V AC Table - changed 166MHz max. to 189.5MHz max. Added another line for Propagation Delay. Changed test conditions in Output Duty Cycle from 166MHz to 189.5MHz. Changed test conditions in Output Duty Cycle from 166MHz to 189.5MHz. 	6/1/04	
F	T7	8	Ordering Information table - added "Lead Free" marking.	9/13/04	
G	T4A	1 4 5 7	Features Section - added Additive Phase Jitter bullet. 3.3V AC Characteristics Table - added Additive Phase Jitter row. Added Additive Phase Jitter plot. Added Recommendations for Unused Output Pins.		
Н		1	Pin Assignment - corrected "pullup" label to "pulldown" label.	10/29/10	
Н	T7	9	Ordering Information - removed leaded devices. Updated data sheet format.	11/19/15	
Н			8304AMLN - Product Discontinuation Notice - Last time buy expires May 6, 2017. PDN CQ-16-01	5/9/16	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/