Silicon Carbide MOSFET

N-Channel Enhancement Mode

VDS =	1200 V
RDS(ON)(Typ.) =	40 mΩ
D(Tc = 100°C) =	45 A

Features

Advantages

Reduced Ringing

- G3R[™] Technology with +15 V Gate Drive
- Softer R_{DS(ON)} v/s Temperature Dependency
- LoRing[™] Electromagnetically Optimized Design
- Smaller R_{G(INT)} and Lower Q_G
- Low Device Capacitances (Coss, CRSS)
- Superior Cost-Performance Index
- Robust Body Diode with Low V_F and Low Q_{RR}

Compatible with Commercial Gate Drivers

• Lesser Switching Spikes and Lower Losses

• Better Power Density and System Efficiency

• Ease of Paralleling without Thermal Runaway

Superior Robustness and System Reliability

Faster and More Efficient Switching

Low Conduction Losses at all Temperatures

• 100% Avalanche (UIL) Tested

Package Case (D)



Applications

- Solar Inverters
- EV/HEV Charging
- Motor Drives
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- UPS
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

Absolute Maximum Ratings (At T_C = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V _{DS(max)}	V_{GS} = 0 V, I_D = 100 μ A	1200	V	
Gate-Source Voltage (Dynamic)	V _{GS(max)}		-10 / +20	V	
Gate-Source Voltage (Static)	V _{GS(op)}	Recommended Operation	-5/+15	V	
		T _C = 25°C, V _{GS} = -5 / +15 V	63		
Continuous Forward Current	ID	T_{C} = 100°C, V_{GS} = -5 / +15 V	45	А	Fig. 15
		T _C = 135°C, V _{GS} = -5 / +15 V	33		
Pulsed Drain Current	I _{D(pulse)}	$t_P \le 3\mu s$, $D \le 1\%$, V_{GS} = 15 V, Note 1	150	А	Fig. 14
Power Dissipation	PD	T _c = 25°C	297	W	Fig. 16
Non-Repetitive Avalanche Energy	E _{AS}	L = 2.4 mH, I _{AS} = 17.5 A	374	mJ	
Operating and Storage Temperature	T _j , T _{stg}		-55 to 175	°C	

Thermal/Package Characteristics

Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	UIIIL	Note
Thermal Resistance, Junction - Case	RthJC			0.38	0.5	°C/W	Fig. 13
Weight	WT			6.1		g	
Mounting Torque	Τ _M	Screws to Heatsink			1.1	Nm	

Note 1: Pulse Width t_P Limited by T_{j(max)}



Electrical Characteristics (At T_c = 25°C Unless Otherwise Stated)

Daramator	Symbol	Conditions	Values			llait	Neto
Farametel	Symbol		Min.	Тур.	Max.	Onit	Note
Drain-Source Breakdown Voltage	V _{DSS}	V_{GS} = 0 V, I _D = 100 µA	1200			V	
Zero Gate Voltage Drain Current	IDSS	V_{DS} = 1200 V, V_{GS} = 0 V		1		μA	
Gate Source Leakage Current	lass	V_{DS} = 0 V, V_{GS} = 20 V			100	n۸	
	1655	V_{DS} = 0 V, V_{GS} = -10 V			-100		
Gate Threshold Voltage	Varia	$V_{DS} = V_{GS}$, $I_D = 18.0 \text{ mA}$	1.8	2.70		v	Fig. 9
	V (3(11)	V _{DS} = V _{GS} , I _D = 18.0 mA, T _j = 175°C		2.05		• 	
Transconductance	Ofe	V_{DS} = 10 V, I_{D} = 35 A		16.1		S	Fig 4
	915	V _{DS} = 10 V, I _D = 35 A, T _j = 175°C		18.1			
Drain-Source On-State Resistance		V_{GS} = 15 V, I _D = 35 A		40	52	m0	Fig. 5-8
	100(011)	V _{GS} = 15 V, I _D = 35 A, T _j = 175°C		57			
Input Capacitance	Ciss			2897			
Output Capacitance	Coss			88	p	pF	Fig. 11
Reverse Transfer Capacitance	Crss			7.1			
Coss Stored Energy	Eoss	V_ns = 800 V_V_ns = 0 V		34		μJ	Fig. 12
Coss Stored Charge	Qoss	$f = 1 \text{ MHz}, V_{AC} = 25 \text{mV}$		127		nC	
Effective Output Capacitance (Energy Related)	C _{o(er)}			106		ъĘ	Noto 2
Effective Output Capacitance (Time Related)	C _{o(tr)}			158		рг	Note 2
Gate-Source Charge	Q _{gs}	V_{DS} = 800 V, V_{GS} = -5 / +15 V		29			
Gate-Drain Charge	Qgd	I _D = 35 A		28		nC	Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		88		•	
Internal Gate Resistance	R _{G(int)}	f = 1 MHz, V _{AC} = 25 mV		1.2		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	T _j = 25°C, V _{GS} = -5/+15V, R _{G(ext)} = 4 Ω, L =		505			Fig. 22.26
Turn-Off Switching Energy (Body Diode)	Eoff	40.0 μH, I _D = 35 A, V _{DD} = 800 V		97		μJ	FIY. 22,20
Turn-On Delay Time	t _{d(on)}			45			
Rise Time	tr	$V_{DD} = 800 V, V_{GS} = -5/+15V$		16			Fig. 24
Turn-Off Delay Time	t _{d(off)}	— r _{G(ext)} – 4 Ω, L – 40.0 μπ, ID = 35 A – Timing relative to V _{DS} Inductive load		19		115	
Fall Time	t _f			11			

*The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.

Note 2: $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{OSS} while V_{DS} is rising from 0 to 800V. $C_{o(tr)}$, a lumped capacitance that gives same charging times as C_{OSS} while V_{DS} is rising from 0 to 800V.

$\begin{array}{l} \text{G3R40MT12D} \\ \text{1200 V 40 m}\Omega \text{ SiC MOSFET} \end{array}$



Reverse Diode Characteristics

Parameter	Symbol	Conditions	Values			11	Nete
			Min.	Тур.	Max.	Unit	Nole
Diode Forward Voltage	Ver	V _{GS} = -5 V, I _{SD} = 17 A		4.8		V Fi	Eig. 17.10
	VSD	V _{GS} = -5 V, I _{SD} = 17 A, T _j = 175°C		4.3			Fly. 17-10
Continuous Diode Forward Current	ls	V _{GS} = -5 V, T _c = 100°C	27			Α	
Diode Pulse Current	Is(pulse)	V _{GS} = -5 V, Note 1		108		Α	
Reverse Recovery Time	trr			19		ns	
Reverse Recovery Charge	Qrr	 V_{GS} = -5 V, I_{SD} = 35 A, V_R = 800 V dif/dt = 1000 A/μs, T_j = 25°C 		120		nC	
Peak Reverse Recovery Current	I _{rrm}			5		Α	
Reverse Recovery Time	trr	$V_{GS} = -5 V, I_{SD} = 35 A, V_R = 800 V$		29		ns	
Reverse Recovery Charge	Qrr			300		nC	
Peak Reverse Recovery Current	I _{rrm}	$a_1/a_1 = 1000 A/\mu s, T_j = 175 C$		9		Α	







































Package Dimensions

TO-247-3 Package Outline



NOTE

1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.



Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models:	https://www.genesicsemi.com/sic-mosfet/G3R40MT12D/G3R40MT12D_SPICE.zip
 PLECS Models: 	https://www.genesicsemi.com/sic-mosfet/G3R40MT12D/G3R40MT12D_PLECS.zip
CAD Models:	https://www.genesicsemi.com/sic-mosfet/G3R40MT12D/G3R40MT12D_3D.zip
Gate Driver Reference:	https://www.genesicsemi.com/technical-support
 Evaluation Boards: 	https://www.genesicsemi.com/technical-support
 Reliability: 	https://www.genesicsemi.com/reliability
 Compliance: 	https://www.genesicsemi.com/compliance
 Quality Manual: 	https://www.genesicsemi.com/quality

Revision History

- Rev 21/May: Updated switching time and switching energy data
- Supersedes: Rev 20/Jun, Rev 20/Aug, Rev 21/Jan



www.genesicsemi.com/sic-mosfet/



Rev 21/May Copyright© 2021 GeneSiC Semiconductor Inc. All Rights Reserved. Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155, Dulles, VA 20166; USA Page 14 of 14